English
Language : 

NLV17SZ74USG Datasheet, PDF (1/6 Pages) ON Semiconductor – Single D Flip Flop
NL17SZ74
Single D Flip Flop
The NL17SZ74 is a high performance, full function Edge triggered
D Flip Flop, with all the features of a standard logic device such as the
74LCX74.
Features
• Extremely High Speed: tPD 2.6 ns (typical) at VCC = 5.0 V
• Designed for 1.65 V to 5.5 V VCC Operation
• 5.0 V Tolerant Inputs − Interface Capability with 5.0 V TTL Logic
• LVTTL Compatible
• LVCMOS Compatible
• 24 mA Balanced Output Sink and Source Capability
• Near Zero Static Supply Current (10 mA) Substantially Reduces
System Power Requirements
• Replacement for NC7SZ74
• Tiny Ultra Small Package Only 2.1 X 3.0 mm
• High ESD Ratings: 4000 V Human Body Model
High ESD Ratings: 200 V Machine Model
• Chip Complexity: FET = 64
• NLV Prefix for Automotive and Other Applications Requiring
Unique Site and Control Change Requirements; AEC−Q100
Qualified and PPAP Capable
• These Devices are Pb−Free and are RoHS Compliant
TRUTH TABLE
Inputs
Outputs
PR CLR CP D Q Q
LHXXHL
HLXXLH
L
L
X
X
HH
Operating Mode
Asynchronous Set
Asynchronous Clear
Undetermined
H
H
↑
h
H
L
HH↑
l
LH
Load and Read Register
H H ↑ X NC NC
Hold
H
= High Voltage Level
h
= High Voltage Level One Setup Time Prior to the Low−to−High
Clock Transition
L
= Low Voltage Level
l
= Low Voltage Level One Setup Time Prior to the Low−to−High
Clock Transition
NC
= No Change
X
= High or Low Voltage Level and Transitions are Acceptable
↑
= Low−to−High Transition
↑
= Not a Low−to−High Transition
For ICC reasons, DO NOT FLOAT Inputs
http://onsemi.com
US8
US SUFFIX
CASE 493
MARKING DIAGRAM
MH M
G
MH = Specific Device Code
M
= Date Code
G
= Pb−Free Package
(Note: Microdot may be in either location)
PINOUT DIAGRAM
CP
D
Q
GND
18
2
7
3
6
4
5
VCC
PR
CLR
Q
LOGIC DIAGRAM
PR
D
CP
CLR
7
2
5
Q
1
3
Q
6
VCC = 8, GND = 4
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 3 of this data sheet.
© Semiconductor Components Industries, LLC, 2013
1
May, 2013 − Rev. 10
Publication Order Number:
NL17SZ74/D