NB100EP223 Datasheet, PDF (1/10 Pages) ON Semiconductor – 3.3V1:22 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Output Enable

NB100EP223
3.3V 1:22 Differential
HSTL/PECL to HSTL Clock
Driver with LVTTL Clock
Select and Output Enable
Description
The NB100EP223 is a low skew 1−to−22 differential clock driver,
designed with clock distribution in mind, accepting two clock sources
into an input multiplexer. The part is designed for use in low voltage
applications which require a large number of outputs to drive precisely
aligned low skew signals to their destination. The two clock inputs are
differential HSTL or LVPECL and they are selected by the CLK_SEL
pin which is LVTTL. To avoid generation of a runt clock pulse when
the device is enabled/disabled, the Output Enable (OE), which is
LVTTL, is synchronous ensuring the outputs will only be
enabled/disabled when they are already in LOW state (See Figure 7).
The NB100EP223 guarantees low output−to−output skew. The
optimal design, layout, and processing minimize skew within a device
and from lot to lot. In any differential output pair, the same bias and
termination scheme is required. Unused output pairs should be left
unterminated (open) to “reduce power and switching noise as much as
possible.” Any unused single line of a differential pair should be
terminated the same as the used line to maintain balanced loads on the
differential driver outputs. The output structure uses an open emitter
architecture and will be terminated with 50 W to ground instead of a
standard HSTL configuration (See Figure 6). The wide VIHCMR
specification allows both pair of CLOCK inputs to accept LVDS
levels.
Features
• 100 ps Typical Device−to−Device Skew
• 25 ps Typical Within Device Skew
• HSTL Compatible Outputs Drive 50 W to Ground With No
Offset Voltage
• Maximum Frequency >500 MHz
• 1 ns Typical Propagation Delay
• LVPECL and HSTL Mode Operating Range: V_CC = 3 V to 3.6 V
with GND = 0 V, V_CCO = 1.6 V to 2.0 V
• Q Output will Default Low with Inputs Open
• Thermally Enhanced 64−Lead LQFP
• CLOCK Inputs are LVDS−Compatible; Requires External 100 W
LVDS Termination Resistor
• Pb−Free Packages are Available*
http://onsemi.com
MARKING
DIAGRAM*
LQFP−64
FA SUFFIX
CASE 848G
NB100
EP223
AWLYYWWG
64
1
A
= Assembly Location
WL = Wafer Lot
YY
= Year
WW = Work Week
G
= Pb−Free Package
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
© Semiconductor Components Industries, LLC, 2006
1
November, 2006 − Rev. 7
Publication Order Number:
NB100EP223/D