PSMN5R0-30YL Datasheet, PDF (8/13 Pages) NXP Semiconductors – N-channel TrenchMOS logic level FET

NXP Semiconductors
PSMN5R0-30YL
N-channel TrenchMOS logic level FET
2
a
03aa27
1.5
1
0.5
0
-60
0
60
120 _{Tj (°C)} 180
V_DS
I_D
V_GS(pl)
V_GS(th)
V_GS
Q_GS1 Q_GS2
Q_GS
Q_GD
Q_G(tot)
003aaa508
Fig 14. Gate charge waveform definitions
Fig 13. Normalized drain-source on-state
resistance factor as a function of junction
temperature
10
V_GS
(V)
8
6
003aac551
V_DS = 12 (V)
V_DS = 19 (V)
4
2
0
0
10
20
30 _{QG (nC)} 40
2500
C
(pF)
C_iss
2000
1500
C_oss
1000
C_rss
500
0
10^-1
1
003aac557
10 _{VDS (V)} 10²
Fig 15. Gate-source voltage as a function of gate
charge; typical values
Fig 16. Input, output and reverse transfer
capacitances as a function of drain-source
voltage; typical values
PSMN5R0-30YL_1
Preliminary data sheet
Rev. 01 — 10 September 2008
© NXP B.V. 2008. All rights reserved.
8 of 13