English
Language : 

PCAL6408A Datasheet, PDF (26/48 Pages) NXP Semiconductors – Low-voltage translating, 8-bit I2C-bus/SMBus I/O expander with interrupt output, reset, and configuration registers
NXP Semiconductors
PCAL6408A
Low-voltage translating, 8-bit I2C-bus/SMBus I/O expander
Table 23. Static characteristics …continued
Tamb = 40 C to +85 C; VDD(I2C-bus) = 1.65 V to 5.5 V; unless otherwise specified.
Symbol Parameter
Conditions
IDD
additional quiescent
supply current[6]
SCL, SDA, RESET;
one input at VDD(I2C-bus)  0.6 V,
other inputs at VDD(I2C-bus) or VSS;
VDD(P) = 1.65 V to 5.5 V
Ci
input capacitance
P port, ADDR;
one input at VDD(P)  0.6 V,
other inputs at VDD(P) or VSS;
VDD(P) = 1.65 V to 5.5 V
SCL; VI = VDD(I2C-bus) or VSS;
VDD(P) = 1.65 V to 5.5 V
Cio
input/output capacitance SDA; VI/O = VDD(I2C-bus) or VSS;
VDD(P) = 1.65 V to 5.5 V
P port; VI/O = VDD(P) or VSS;
VDD(P) = 1.65 V to 5.5 V
Rpu(int) internal pull-up resistance input/output
Rpd(int)
internal pull-down
resistance
input/output
Min Typ[1] Max Unit
-
-
25 A
-
-
80 A
-
6
7
pF
-
7
8
pF
-
7.5 8.5 pF
50 100 150 k
50 100 150 k
[1] All typical values are at nominal supply voltage (1.8 V, 2.5 V, 3.3 V or 5 V VDD) and Tamb = 25 C.
[2] When power (from 0 V) is applied to VDD(P), an internal power-on reset holds the PCAL6408A in a reset condition until VDD(P) has
reached VPOR. At that time, the reset condition is released, and the PCAL6408A registers and I2C-bus/SMBus state machine initialize to
their default states. After that, VDD(P) must be lowered to below 0.2 V and back up to the operating voltage for a power-reset cycle.
[3] The total current sourced by all I/Os must be limited to 80 mA.
[4] Each I/O must be externally limited to a maximum of 25 mA, for a device total of 200 mA.
[5] Typical value for Tamb = 25 C. VOL = 0.4 V and VDD = 3.3 V. Typical value for VDD < 2.5 V, VOL = 0.6 V.
[6] Internal pull-up/pull-down resistor disabled.
PCAL6408A
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 2 — 6 December 2012
© NXP B.V. 2012. All rights reserved.
26 of 48