 English |
|
|
|
|
|
|
|
| LPC1769_11 Datasheet, PDF (16/79 Pages) NXP Semiconductors – 32-bit ARM Cortex-M3 microcontroller; up to 512 kB flash and 64 kB SRAM with Ethernet | |||
| |||
| ◁ |
NXP Semiconductors
LPC1769/68/67/66/65/64/63
32-bit ARM Cortex-M3 microcontroller
Table 4. Pin description â¦continued
Symbol
Pin
Ball
TDI
2[1][8]
C3[1][8]
TMS/SWDIO
3[1][8]
B1[1][8]
TRST
TCK/SWDCLK
4[1][8]
5[1][7]
C2[1][8]
C1[1][7]
RTCK
RSTOUT
100[1][7]
14
B2[1][7]
-
Type
I
I
I/O
I
I
I
O
O
RESET
17[9]
F3[9]
I
XTAL1
XTAL2
RTCX1
RTCX2
VSS
VSSA
VDD(3V3)
VDD(REG)(3V3)
VDDA
22[10][11] H2[10][11] I
23[10][11] G3[10][11] O
16[10][12] F2[10][11] I
18[10]
G1[10]
O
31, 41, B3, B7, I
55, 72, C9, G7,
83, 97[10] J6, K3[10]
11[10]
E1[10]
I
28, 54, K2, H9, I
71, 96[10] C10,
A3[10]
42, 84[10] H6, A7[10] I
10[10]
E2[10]
I
VREFP
12[10]
E3[10]
I
VREFN
VBAT
n.c.
15
F1
I
19[10][12] G2[10][12] I
13
D4, E4 -
Description
TDI â Test Data in for JTAG interface.
TMS â Test Mode Select for JTAG interface.
SWDIO â Serial wire debug data input/output.
TRST â Test Reset for JTAG interface.
TCK â Test Clock for JTAG interface.
SWDCLK â Serial wire clock.
RTCK â JTAG interface control signal.
RSTOUT â This is a 3.3 V pin. LOW on this pin indicates the
microcontroller being in Reset state.
External reset input: A LOW on this pin resets the device, causing I/O
ports and peripherals to take on their default states, and processor
execution to begin at address 0. TTL with hysteresis, 5 V tolerant.
Input to the oscillator circuit and internal clock generator circuits.
Output from the oscillator amplifier.
Input to the RTC oscillator circuit.
Output from the RTC oscillator circuit.
ground: 0 V reference.
analog ground: 0 V reference. This should nominally be the same
voltage as VSS, but should be isolated to minimize noise and error.
3.3 V supply voltage: This is the power supply voltage for the I/O
ports.
3.3 V voltage regulator supply voltage: This is the supply voltage for
the on-chip voltage regulator only.
analog 3.3 V pad supply voltage: This should be nominally the same
voltage as VDD(3V3) but should be isolated to minimize noise and error.
This voltage is used to power the ADC and DAC. This pin should be
tied to 3.3 V if the ADC and DAC are not used.
ADC positive reference voltage: This should be nominally the same
voltage as VDDA but should be isolated to minimize noise and error.
Level on this pin is used as a reference for ADC and DAC. This pin
should be tied to 3.3 V if the ADC and DAC are not used.
ADC negative reference voltage: This should be nominally the same
voltage as VSS but should be isolated to minimize noise and error.
Level on this pin is used as a reference for ADC and DAC.
RTC pin power supply: 3.3 V on this pin supplies the power to the
RTC peripheral.
not connected.
[1] 5 V tolerant pad providing digital I/O functions with TTL levels and hysteresis.
[2] 5 V tolerant pad providing digital I/O functions (with TTL levels and hysteresis) and analog input. When configured as a ADC input,
digital section of the pad is disabled and the pin is not 5 V tolerant.
[3] 5 V tolerant pad providing digital I/O with TTL levels and hysteresis and analog output function. When configured as the DAC output,
digital section of the pad is disabled.
LPC1769_68_67_66_65_64_63
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 7 â 5 April 2011
© NXP B.V. 2011. All rights reserved.
16 of 79
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese