DS90CP04 Datasheet, PDF (8/18 Pages) National Semiconductor (TI) – 4x4 Low Power 2.5 Gb/s LVDS Digital Cross-Point

ؾితಛੑ ( ͖ͭͮ)
ಛهͷͳ͍ݶΓɺਪ঑ಈ࡞৚݅ͷిిݯѹͱಈ࡞पғԹ౓Λର৅
Symbol
Parameter
Conditions
Min
LVDS OUTPUT DC SPECIFICATIONS (OUT1 ʶ , OUT2 ʶ , OUT3 ʶ , OUT4 ʶ )
I_OZ
I_OFF
I_OS
I_OSB
C_OUT2
Output TRI-STATE Current
TRI-STATE Output
V_OUT ʹ V_DD or V_SS
Power Off Leakage Current
V_DD ʹ 0V, V_OUT ʹ 2.5V or GND
Output Short Circuit Current, One OUT ʴ or OUT ʵ Short to GND
Complementary Output
OUT ʴ or OUT ʵ Short to V_DD
Output Short Circuit Current, both OUT ʴ and OUT ʵ Short to GND
Complementary Outputs
OUT ʴ and OUT ʵ Short to V_CM
Output Capacitance
OUT ʴ or OUT ʵ to GND when
TRI-STATE
SUPPLY CURRENT
I_CCD
Total Supply Current
All inputs and outputs enabled,
terminated with differential load of
100Њ between OUT ʴ and OUT ʵ .
I_CCZ
TRI-STATE Supply Current
TRI-STATE All Outputs
SWITCHING CHARACTERISTICS ᴷ LVDS OUTPUTS (Figures 3ɺ5ɺ6)
t_LHT
Differential Low to High
Transition Time
t_HLT
Differential High to Low
Transition Time
Use an alternating 1 and 0 pattern
at 200 Mb/s, measure between
20ˋ and 80ˋ of V_OD.
t_PLHD
t_PHLD
Differential Low to High
Propagation Delay
Differential High to Low
Propagation Delay
Use an alternating 1 and 0 pattern
at 200 Mb/s, measure at 50ˋ V_OD
between input to output.
t_SKD1
Pulse Skew
|t_PLHD–t_PHLD|
t_SKCC
Output Channel to Channel Skew
Difference in propagation delay
(t_PLHD or t_PHLD) among all output
channels in Broadcast mode (any
one input to all outputs).
t_JIT
Jitter (Note 5)
ʵ 10
ʵ 10
100
100
500
500
0
Typ
(Note 2)
ʵ 15
15
ʵ 15
15
5.5
220
10
135
135
750
750
0
50
Max
Ê´ 10
Ê´ 10
ʵ 40
40
ʵ 30
30
300
20
160
160
1200
1200
30
100
Alternating 1 and 0 Pattern
750 MHz
1.6
2.5
1.25 GHz
1.6
2.5
K28.5 Pattern
1.5 Gb/s
10
40
2.5 Gb/s
PRBS 2²³-1 Pattern
27
60
1.5 Gb/s
25
40
2.5 Gb/s
40
70
t_ON
LVDS Output Enable Time
Time from LOAD ʹ LH or SELx to
OUT ʶ change from TRI-STATE to 50
150
300
active.
t_OFF
LVDS Output Disable Time
Time from LOAD ʹ LH or SELx to
OUT ʶ change from active to
TRI-STATE.
3
5
t_SW
LVDS Switching Time
Time from LOAD ʹ LH to new
switch configuration effective for
OUT ʶ .
50
150
Units
ЖA
ЖA
mA
mA
mA
mA
pF
mA
mA
ps
ps
ps
ps
ps
ps
psrms
psrms
psp-p
psp-p
psp-p
psp-p
ns
ns
ns
www.national.com/JPN/
8