DS90CR581 Datasheet, PDF (5/10 Pages) National Semiconductor (TI) – LVDS Transmitter 24-Bit Color Flat Panel Display (FPD) Link

AC Timing Diagrams (Continued)
DS012487-16
Note 7: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.
Note 8: The 16 grayscale test pattern tests device power consumption for a “typical” LCD display pattern. The test pattern approximates signal switching needed
to produce groups of 16 vertical stripes across the display.
Note 9: Figure 1 and Figure 2 show a rising edge data strobe (TxCLK IN/RxCLK OUT).
Note 10: Recommended pin to signal mapping. Customer may choose to define differently.
FIGURE 2. “16 Grayscale” Test Pattern (Notes 7, 8) (Note 9) (Note 10)
DS012487-8
DS012487-9
FIGURE 3. DS90CR581 (Transmitter) LVDS Output Load and Transition Timing
5
www.national.com