DS90LV048A Datasheet, PDF (4/11 Pages) National Semiconductor (TI) – 3V LVDS Quad CMOS Differential Line Receiver

Parameter Measurement Information (Continued)
C_L includes load and test jig capacitance.
S₁ = V_CC for t_PZL and t_PLZ measurements.
S₁ = GND for t_PZH and t_PHZ measurements.
FIGURE 3. Receiver TRI-STATE Delay Test Circuit
DS100888-5
FIGURE 4. Receiver TRI-STATE Delay Waveforms
Typical Application
Balanced System
DS100888-6
FIGURE 5. Point-to-Point Application
DS100888-7
Applications Information
General application guidelines and hints for LVDS drivers
and receivers may be found in the following application
notes: LVDS Owner’s Manual (lit #550062-001), AN808,
AN977, AN971, AN916, AN805, AN903.
LVDS drivers and receivers are intended to be primarily used
in an uncomplicated point-to-point configuration as is shown
in Figure 5. This configuration provides a clean signaling en-
vironment for the fast edge rates of the drivers. The receiver
is connected to the driver through a balanced media which
may be a standard twisted pair cable, a parallel pair cable, or
simply PCB traces. Typically, the characteristic impedance of
the media is in the range of 100Ω. A termination resistor of
100Ω (selected to match the media), and is located as close
to the receiver input pins as possible. The termination resis-
tor converts the driver output (current mode) into a voltage
that is detected by the receiver. Other configurations are
possible such as a multi-receiver configuration, but the ef-
fects of a mid-stream connector(s), cable stub(s), and other
impedance discontinuities as well as ground shifting, noise
margin limits, and total termination loading must be taken
into account.
www.national.com
4