ADC12451 Datasheet, PDF(2/18 Page) National Semiconductor (TI) – Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

ADC12451 Datasheet, PDF (2/18 Pages) National Semiconductor (TI) – Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold

◁

Absolute Maximum Ratings (Notes 1 2)

If Military Aerospace specified devices are required

please contact the National Semiconductor Sales

Office Distributors for availability and specifications

Supply Voltage (VCC e DVCC e AVCC)

Negative Supply Voltage (Vb)

6 5V

b6 5V

Voltage at Logic Control Inputs

b0 3V to (VCC a 0 3V)

Voltage at Analog Inputs

(VIN VREF)

(Vb b0 3V) to (VCC a 0 3V)

AVCC-DVCC (Note 7)

0 3V

Input Current at any Pin (Note 3)

g5 mA

Package Input Current (Note 3)

g20 mA

Power Dissipation at 25 C (Note 4)

875 mW

Storage Temperature Range

b65 C to a150 C

ESD Susceptability (Note 5)

2000V

Soldering Information

J Package (10 Seconds)

300 C

Operating Ratings (Notes 1 2)

Temperature Range

ADC12451CIJ

ADC12451CMJ

ADC12451CMJ 883

DVCC and AVCC Voltage

(Notes 6 7)

TMIN s TA s TMAX

b40 C s TA s a85 C

b55 C s TA s a125 C

4 5V to 5 5V

Negative Supply Voltage (Vb)

b4 5V to b5 5V

Reference Voltage

(VREF Notes 6 7)

3 5V to AVCC a 50 mV

Converter Electrical Characteristics

The following specifications apply for VCC e DVCC e AVCC e a5 0V Vb e b5 0V VREF e a5 0V using S H input for

conversion control and fCLK e 3 5 MHz unless otherwise specified Boldface limits apply for TA e TJ e TMIN to TMAX all

other limits TA e TJ e 25 C (Notes 6 7 and 8)

Symbol

Parameter

Conditions

Typical

Limit

Units

(Note 9) (Note 10 19) (Limit)

STATIC CHARACTERISTICS

Positive Integral Linearity Error

After Auto-Cal (Notes 11 12)

LSB

Negative Integral Linearity Error

After Auto-Cal (Notes 11 12)

LSB

Positive or Negative Differential Linearity

After Auto-Cal (Notes 11 12)

Bits

Zero Error (Notes 12 13)

AZ e ââ0ââ fCLK e 1 75 MHz

After Auto-Cal Only

LSB

g2 g3 0 LSB(max)

Positive Full-Scale Error (Note 12)

AZ e ââ0ââ fCLK e 1 75 MHz

Auto-Cal Only

LSB

g1 5 g2 5 LSB(max)

Negative Full-Scale Error (Note 12)

AZ e ââ0ââ fCLK e 1 75 MHz

Auto-Cal Only

LSB

g1 5 g3 0 LSB(max)

VIN

Analog Input Voltage

Vb b 0 05 V(min)

VCC a 0 05 V(max)

Power Supply Sensitivity Zero Error (Note 14) AVCC e DVCC e 5V g5%

LSB

Full-Scale Error

VREF e 4 75V Vb e b5V g5%

LSB

Linearity Error

LSB

CREF VREF Input Capacitance

CIN

Analog Input Capacitance

DYNAMIC CHARACTERISTICS

Bipolar Effective Bits (Note 17)

Unipolar Effective Bits (Note 17)

Bipolar Signal to Noise Ratio (Note 17)

fIN e 1 kHz VIN e g4 85V

fIN e 20 67 kHz VIN e g4 85V

fIN e 1 kHz VIN e 4 85 Vp-p

fIN e 20 67 kHz VIN e 4 85 Vp-p

fIN e 1 kHz VIN e g4 85V

fIN e 10 kHz VIN e g4 85V

fIN e 20 67 kHz VIN e g4 85V

12 6

11 8

11 9

11 1

73 5

Bits

Bits(min)

Bits

Bits(min)

dB(min)

▷