English
Language : 

LM3424 Datasheet, PDF (17/50 Pages) National Semiconductor (TI) – Constant Current N-Channel Controller with Thermal Foldback for Driving LEDs
Then COMP will clamp to SS, forcing COMP to rise (the last
200 mV before switching begins) according to the CSS charg-
ing time (tSS) which can be estimated as:
The system start-up time (tSU or tSU-SS) is defined as:
CSS < 0.4 x CCMP
CSS > 0.4 x CCMP
As a general rule of thumb, standard smooth startup operation
can be achieved with CSS = CCMP.
OVER-VOLTAGE LOCKOUT (OVLO)
30085759
FIGURE 14. Floating Output OVP Circuitry
INPUT UNDER-VOLTAGE LOCKOUT (UVLO)
The nDIM pin is a dual-function input that features an accurate
1.24V threshold with programmable hysteresis as shown in
Figure 15. This pin functions as both the PWM dimming input
for the LEDs and as a VIN UVLO. When the pin voltage rises
and exceeds the 1.24V threshold, 20 µA (typical) of current is
driven out of the nDIM pin into the resistor divider providing
programmable hysteresis.
30085758
FIGURE 13. Over-Voltage Protection Circuitry
The LM3424 can be configured to detect an output (or input)
over-voltage condition via the OVP pin. The pin features a
precision 1.24V threshold with 20 µA (typical) of hysteresis
current as shown in Figure 13. When the OVLO threshold is
exceeded, the GATE pin is immediately pulled low and a 20
µA current source provides hysteresis to the lower threshold
of the OVLO hysteretic band.
If the LEDs are referenced to a potential other than ground
(floating), as in the buck-boost and buck configuration, the
output voltage (VO) should be sensed and translated to
ground by using a single PNP as shown in Figure 14.
The over-voltage turn-off threshold (VTURN-OFF) is defined:
Ground Referenced
FIGURE 15. UVLO Circuit
300857a5
When using the nDIM pin for UVLO and PWM dimming con-
currently, the UVLO circuit can have an extra series resistor
to set the hysteresis. This allows the standard resistor divider
to have smaller resistor values minimizing PWM delays due
to a pull-down MosFET at the nDIM pin (see PWM Dimming
section). In general, at least 3V of hysteresis is preferable
when PWM dimming, if operating near the UVLO threshold.
The turn-on threshold (VTURN-ON) is defined as follows:
Floating
In the ground referenced configuration, the voltage across
ROV2 is VO - 1.24V whereas in the floating configuration it is
VO - 620 mV where 620 mV approximates VBE of the PNP.
The over-voltage hysteresis (VHYSO) is defined:
The hysteresis (VHYS) is defined as follows:
UVLO only
PWM dimming and UVLO
17
www.national.com