|
DS64EV100_08 Datasheet, PDF (1/10 Pages) National Semiconductor (TI) – Programmable Single Equalizer | |||
|
April 21, 2008
DS64EV100
Programmable Single Equalizer
General Description
The DS64EV100 programmable equalizer provides compen-
sation for transmission medium losses and reduces the medi-
um-induced deterministic jitter for NRZ data channel. The
DS64EV100 is optimized for operation up to 10 Gbps for both
cables and FR4 traces. The equalizer channel has eight lev-
els of input equalization that can be programmed by three
control pins.
The equalizer supports both AC and DC-coupled data paths
for long run length data patterns such as PRBS-31, and bal-
anced codes such as 8b/10b. The device uses differential
current-mode logic (CML) inputs and outputs. The
DS64EV100 is available in a 3 mm x 4 mm 14-pin leadless
LLP package. Power is supplied from either a 2.5V or 3.3V
supply.
Features
â Equalizes up to 24 dB loss at 10 Gbps
â Equalizes up to 22 dB loss at 6.4 Gbps
â 8 levels of programmable equalization
â Operates up to 10 Gbps with 30â FR4 traces
â Operates up to 6.4 Gbps with 40â FR4 traces
â 0.175 UI residual deterministic jitter at 6.4 Gbps with 40â
FR4 traces
â Single 2.5V or 3.3V power supply
â Supports AC or DC-Coupling with wide input common-
mode
â Low power consumption: 100 mW Typ at 2.5V
â Small 3 mm x 4 mm 14-pin LLP package
â > 8 kV HBM ESD Rating
â -40 to 85°C operating temperature range
Simplified Application Diagram
© 2008 National Semiconductor Corporation 201964
20196401
www.national.com
|
▷ |