English
Language : 

ADC08D1520QML Datasheet, PDF (1/46 Pages) National Semiconductor (TI) – Low Power, 8-Bit, Dual 1.5 GSPS or Single 3.0 GSPS A/D Converter
March 6, 2008
ADC08D1520QML
Low Power, 8-Bit, Dual 1.5 GSPS or Single 3.0 GSPS A/D
Converter
General Description
The ADC08D1520QML is an 8–Bit, dual channel, low power,
high performance CMOS analog-to-digital converter that
builds upon the ADC08D1000 platform. The AD-
C08D1520QML digitizes signals to 8 bits of resolution at
sample rates up to 1.7 GSPS. It has expanded features com-
pared to the ADC08D1000, which include a test pattern output
for system debug, clock phase adjust, and selectable output
demultiplexer modes. Consuming a typical 2.0W in Demulti-
plex Mode at 1.5 GSPS from a single 1.9 Volt supply, this
device is guaranteed to have no missing codes over the full
operating temperature range. The unique folding and inter-
polating architecture, the fully differential comparator design,
the innovative design of the internal sample-and-hold ampli-
fier and the self-calibration scheme enable a very flat re-
sponse of all dynamic parameters beyond Nyquist, producing
a high 7.2 Effective Number of Bits (ENOB) with a 748 MHz
input signal and a 1.5 GHz sample rate while providing a
10-18 Code Error Rate (C.E.R.) Output formatting is offset bi-
nary and the Low Voltage Differential Signaling (LVDS) digital
outputs are compatible with IEEE 1596.3-1996, with the ex-
ception of an adjustable common mode voltage between 0.8V
and 1.2V.
Each converter has a selectable output demultiplexer which
feeds two LVDS buses. If the 1:2 Demultiplexed Mode is se-
lected, the output data rate is reduced to half the input sample
rate on each bus. When Non-Demultiplexed Mode is select-
ed, that output data rate on channels DI and DQ are at the
same rate as the input sample clock. The two converters can
be interleaved and used as a single 3 GSPS ADC.
The converter typically consumes less than 2.9 mW in the
Power Down Mode and is available in a 128-pin, thermally
enhanced, multi-layer ceramic quad package and operates
over the Military (-55°C ≤ TA ≤ +125°C) temperature range.
Features
■ Single +1.9V ±0.1V Operation
■ Interleave Mode for 2x Sample Rate
■ Multiple ADC Synchronization Capability
■ Adjustment of Input Full-Scale Range, Offset and Clock
Phase Adjustment
■ Choice of SDR or DDR output clocking
■ 1:1 or 1:2 Selectable Output Demux
■ Second DCLK output
■ Duty Cycle Corrected Sample Clock
■ Test pattern
■ Serial Interface for Extended Control
Key Specifications
■ Resolution
■ Max Conversion Rate
■ Code Error Rate
■ ENOB @ 748 MHz Input
■ DNL
■ Total Ionizing Dose
■ Single Event Latch-up
■ Power Consumption
— Operating in 1:2 Demux Output
— Power Down Mode
8 Bits
1.5 GSPS (min)
10-18 (typ)
7.2 Bits (typ)
±0.15 LSB (typ)
300 krad(Si)
120 MeV-cm2/mg
2.0 W (typ)
2.9 mW (typ)
Applications
■ Direct RF Down Conversion
■ Digital Oscilloscopes
■ Communications Systems
■ Test Instrumentation
Ordering Information
NS Part Number
ADC08D1520WG-QV
ADC08D1520WGFQV
SMD Part Number
5962–0721401VZC
5962F0721401VZC
300 krad(Si)
NS Package Number
EM128A
EM128A
Package Discription
128L, CERQUAD
GULLWING
128L, CERQUAD
GULLWING
© 2008 National Semiconductor Corporation 300247
www.national.com