English
Language : 

UPG2009TB_1 Datasheet, PDF (3/10 Pages) NEC – L-BAND HIGH POWER SPDT SWITCH
µPG2009TB
ELECTRICAL CHARACTERISTICS
(TA = +25°C, Vcont1 = 2.8 V, Vcont2 = 0 V or Vcont1 = 0 V, Vcont2 = 2.8 V, ZO = 50 Ω, Off chip DC blocking
capacitors value; 56 pF, unless otherwise specified)
Parameter
Insertion Loss
Isolation
Input Return Loss
Output Return Loss
Input Power at 0.1 dB
Compression Point Note
2nd Harmonics
3rd Harmonics
Switching Speed
Control Current
Symbol
Test Conditions
LINS f = 0.5 to 1.0 GHz
f = 2.0 GHz
f = 2.5 GHz
ISL f = 0.5 to 2.0 GHz
f = 2.5 GHz
RLin f = 0.5 to 2.5 GHz
RLout f = 0.5 to 2.5 GHz
Pin(0.1 dB) f = 1.0 GHz,
Vcont = 2.8 V/0 V
2f0 f = 1.0 GHz, Vcont = 2.8 V/0 V,
Pin = 30.5 dBm
3f0 f = 1.0 GHz, Vcont = 2.8 V/0 V,
Pin = 30.5 dBm
tSW
Icont Vcont = 2.8 V/0 V, RF Non
MIN.
−
−
−
24
−
15
15
32.5
TYP.
0.25
0.30
0.40
28
25
20
20
34
MAX.
0.45
0.50
−
−
−
−
−
−
Unit
dB
dB
dB
dB
dB
dB
dB
dBm
65
75
−
dBc
65
75
−
dBc
−
150
−
ns
−
1
50
µA
Note Pin(0.1 dB) are measured the input power level when the insertion loss increase more 0.1 than that of linear
range. All other characteristics are measured in linear range.
Caution When the µPG2009TB is used it is necessary to use DC blocking capacitors for No.1 (OUT1), No.3
(OUT2) and No.5 (IN). The value of DC blocking capacitors should be chosen to accommodate the
frequency of operation, bandwidth, switching speed and the condition with actual board of your
system.
The range of recommended DC blocking capacitor value is less than 100 pF.
Data Sheet PG10191EJ02V0DS
3