UPD23C32340 Datasheet, PDF (12/20 Pages) NEC – 32M-BIT MASK-PROGRAMMABLE ROM 4M-WORD BY 8-BIT (BYTE MODE) / 2M-WORD BY 16-BIT (WORD MODE) PAGE ACCESS MODE

µPD23C32340, 23C32380
Read Cycle Timing Chart 2 (Page Access Mode)
Upper address ^{Note 1}
A2 to A20
A3 to A20
(Input)
tACC
/CE (Input)
tCE
/OE or OE (Input)
Page address ^{Note 1}
A–1 ^{Note 2}, A0, A1
A–1 ^{Note 2}, A0, A1, A2
(Input)
O0 to O7,
(Output)
O8 to O15 ^{Note 4}
tOE
tPAC ^{Note 5}
tPAC ^{Note 5}
tOH
tOH
High-Z
Data Out Data Out
tDF ^{Note 3}
tOH
High-Z
Data Out
Notes 1. The address differs depending on the product as follows.
Part Number
µPD23C32340
µPD23C32380
Upper address
A2 to A20
A3 to A20
Page address
A–1, A0, A1
A–1, A0, A1, A2
2. During WORD mode, A–1 is O15.
3. tDF is the time from inactivation of Chip Enable input (/CE) or Output Enable input (/OE or OE) to
high impedance state output.
4. During BYTE mode, O8 to O14 are high impedance and O15 is A–1.
5. The definition of page access time is as follows.
[ µPD23C32340 ]
Page access time
Upper address (A2 to A20)
inputs condition
/CE input condition
/OE or OE input condition
tPAC
Before tACC – tPAC
Before tCE – tPAC
Before stabilizing of page
address (A–1, A0, A1)
[ µPD23C32380 ]
Page access time
tPAC
Upper address (A3 to A20)
inputs condition
Before tACC – tPAC
/CE input condition
Before tCE – tPAC
/OE or OE input condition
Before stabilizing of page
address (A–1, A0, A1, A2)
12
Data Sheet M15711EJ2V0DS