UPD705102 Datasheet, PDF (1/80 Pages) NEC – V832TM 32-BIT MICROPROCESSOR

DATA SHEET
MOS INTEGRATED CIRCUIT
µPD705102
V832^TM
32-BIT MICROPROCESSOR
DESCRIPTION
The µPD705102 (V832) is a 32-bit RISC microprocessor for embedded control applications, with a high-
performance 32-bit V830^TM processor core and many peripheral functions such as a SDRAM/ROM controller, 4-
channel DMA controller, real-time pulse unit, serial interface, interrupt controller, and power management.
In addition to high interrupt response speed and optimized pipeline structure, the V832 offers sum-of-products
operation instructions, concatenated shift instructions, and high-speed branch instructions to realize multimedia
functions, and therefore can provide high performance in multimedia systems such as Internet/intra-net systems, car
navigation systems, digital still cameras, and color faxes.
Detailed function descriptions are provided in the following user’s manuals. Be sure to read them before
designing.
V832 User’s Manual — Hardware:
U13577E
V830 Family^TM User’s Manual — Architecture: U12496E
FEATURES
• CPU function
• V830-compatible instructions
• Instruction cache:
4 Kbytes
• Instruction RAM:
4 Kbytes
• Data cache:
4 Kbytes
• Data RAM:
4 Kbytes
• Minimum number of instruction
execution cycles:
1 cycle
• Number of general purpose
registers:
32 bits × 32
• Memory space and I/O space: 4 Gbytes each
• Interrupt/exception processing function
• Non-maskable: External input: 1
• Maskable:
External input: 8 (of which 4 are
multiplexed with
internal sources)
Internal source: 11 types
• Bus control function
• Wait control function
• Memory access control function
• DMA controller: 4 channels
• Serial interface function
• Asynchronous serial interface (UART): 1 channel
• Clocked serial interface (CSI):
1 channel
• Dedicated baud rate generator (BRG): 1 channel
• Timer/counter function
• 16-bit timer/event counter: 1 channel
• 16-bit interval timer:
1 channel
• Port function: 21 I/O ports
• Clock generation function: PLL clock synthesizer (6× or
8× multiplication)
• Standby function: HALT, STOP, and power manage-
ment modes
• Debug function
• Debug-dedicated synchronous serial
interface:
1 channel
• Trace-dedicated interface:
1 channel
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for availability
and additional information.
Document No. U13675EJ2V1DS00 (2nd edition)
Date Published July 1999 N CP(K)
The mark shows major revised points.
Printed in Japan
©
1999