MC74HC4049D Datasheet, PDF (1/6 Pages) Motorola, Inc – Hex Buffers/Logic-Level Down Converters

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Hex Buffers/Logic-Level
Down Converters
High–Performance Silicon–Gate CMOS
The MC54/74HC4049 consists of six inverting buffers, and the
MC54/74HC4050 consists of six noninverting buffers. They are identical in
pinout to the MC14049UB and MC14050B metal–gate CMOS buffers. The
device inputs are compatible with standard CMOS outputs; with pullup
resistors, they are compatible with LSTTL outputs.
The input protection circuitry on these devices has been modified by
eliminating the VCC diodes to allow the use of input voltages up to 15 volts.
Thus, the devices may be used as logic–level translators that convert from a
high voltage to a low voltage while operating at the low–voltage power
supply. They allow MC14000–series CMOS operating up to 15 volts to be
interfaced with High–Speed CMOS at 2 to 6 volts. The protection diodes to
GND are Zener diodes, which protect the inputs from both positive and
negative voltage transients.
• Output Drive Capability: 10 LSTTL Loads
• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 2 to 6 V
• Low Input Current: 5 µA
• High Noise Immunity Characteristic of CMOS Devices
• In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
• Chip Complexity: 36 FETs or 9 Equivalent Gates (4049)
24 FETs or 6 Equivalent Gates (4050)
LOGIC DIAGRAMS
HC4049
(INVERTING BUFFER)
HC4050
(NONINVERTING BUFFER)
2
3
2
A0
Y0
A0
Y0
4
5
4
A1
Y1
A1
Y1
7
A2
6
Y2
7
A2
6
Y2
9
A3
10
Y3
9
A3
10
Y3
11
A4
12
Y4
11
A4
12
Y4
14
A5
15
Y5
14
A5
PIN 1 = VCC
PIN 8 = GND
PINS 13, 16 = NO CONNECTION
15
Y5
MC54/74HC4049
MC54/74HC4050
16
1
J SUFFIX
CERAMIC PACKAGE
CASE 620–10
16
1
N SUFFIX
PLASTIC PACKAGE
CASE 648–08
16
1
D SUFFIX
SOIC PACKAGE
CASE 751B–05
ORDERING INFORMATION
MC54HCXXXXJ
MC74HCXXXXN
MC74HCXXXXD
Ceramic
Plastic
SOIC
PIN ASSIGNMENT
VCC 1
Y0 2
A0 3
Y1 4
A1 5
Y2 6
A2 7
GND 8
16 NC
15 Y5
14 A5
13 NC
12 Y4
11 A4
10 Y3
9 A3
NC = NO CONNECTION
FUNCTION TABLE
A
Y Outputs
Input HC4049 HC4060
L
H
L
H
L
H
10/95
© Motorola, Inc. 1995
1
REV 6