M2V28S20ATP Datasheet, PDF (47/51 Pages) Mitsubishi Electric Semiconductor – 128M Synchronous DRAM

SDRAM (Rev. 1.0E)
Nov. '99
MITSUBISHI LSIs
128M Synchronous DRAM
M2V28S20ATP -6,-6L,-7,-7L,-8,-8L ^{(4-BANK x 8,388,608-WORD x 4-BIT)}
M2V28S30ATP -6,-6L,-7,-7L,-8,-8L ^{(4-BANK x 4,194,304-WORD x 8-BIT)}
M2V28S40ATP -6,-6L,-7,-7L,-8,-8L (4-BANK x 2,097,152-WORD x 16-BIT)
DQM Write Mask @BL=4
CLK
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
/CS
/RAS
/CAS
tRCD
/WE
CKE
DQM
A0-8
X
Y
Y
Y
A10
X
A9,11
X
BA0,1
0
DQ
0
0
D0 D0 D0 D0
masked
0
D0 D0
masked
D0
ACT#0
WRITE#0
WRITE#0
WRITE#0
Italic parameter indicates minimum case
MITSUBISHI ELECTRIC
47