JANTXV2N2369AUB Datasheet, PDF (8/8 Pages) Microsemi Corporation – TECHNICAL DATA SHEET

6 Lake Street, Lawrence, MA 01841
1-800-446-1158 / [phone] / Fax: [phone]
Website: http://www.microsemi.com
TECHNICAL DATA SHEET
Gort Road Business Park, Ennis, Co. Clare, Ireland
Tel: [phone] Fax: [phone]
Ltr.
BL
BL2
BW
BW2
CH
L3
LH
LL1
LL2
LS1
LS2
LW
LW2
Dimensions
Inches
Millimeters
Min Max Min Max
.240 .250 6.10 6.35
.250
6.35
.165 .175 4.19 4.44
.175
4.44
.066 .080 1.68 2.03
.003 .007 0.08 0.18
.026 .039 0.66 0.99
.060 .070 1.52 1.78
.082 .098 2.08 2.49
.095 .105 2.41 2.67
.045 .055 1.14 1.39
.022 .028 0.56 0.71
.006 .022 0.15 0.56
Pin number 1
2
3
4
5
6
Transistor Collector no. 1 Base no. 1 Base no. 2 Collector no. 2 Emitter no. 2 Emitter no. 1
NOTES:
1. 1.Dimensions are in inches.
2. Millimeters are given for general information only.
3. Dimension CH controls the overall package thickness. When a window lid is used, dimension CH must increase by a
minimum of .010 inch (0.254 mm) and a maximum of .040 inch (1.020 mm).
4. The corner shape (square, notch, radius) may vary at the manufacturer's option, from that shown on the drawing.
5. Dimensions LW2 minimum and L3 minimum and the appropriate castellation length define an unobstructed three-
dimensional space traversing all of the ceramic layers in which a castellation was designed. (Castellations are required on
the bottom two layers, optional on the top ceramic layer.) Dimension LW2 maximum and L3 maximum define the
maximum width and depth of the castellation at any point on its surface. Measurement of these dimensions may be made
prior to solder dipping.
6. The co-planarity deviation of all terminal contact points, as defined by the device seating plane, shall not exceed .006 inch
(0.15mm) for solder dipped leadless chip carriers.
7. In accordance with ASME Y14.5M, diameters are equivalent to φx symbology.
FIGURE 6. Physical dimensions - surface mount (dual transistors, U version only, 2N2369AU).
T4-LDS-0057 Rev. 3 (110213)
Page 8 of 8