MSP3411G Datasheet, PDF (15/102 Pages) Micronas – Multistandard Sound Processor Family with Virtual Dolby Surround

PRELIMINARY DATA SHEET
MSP 34x1G
2.7. SCART Signal Routing
2.7.1. SCART DSP In and SCART Out Select
The SCART DSP Input Select and SCART Output
Select blocks include full matrix switching facilities. To
design a TV set with four pairs of SCART-inputs and
two pairs of SCART-outputs, no external switching
hardware is required. The switches are controlled by
the ACB user register (see page 40).
2.7.2. Stand-by Mode
If the MSP 34x1G is switched off by first pulling
STANDBYQ low and then (after >1 µs delay) switching
off the 5-V, but keeping the 8-V power supply (‘Stand-
by’-mode), the SCART switches maintain their posi-
tion and function. This allows the copying from
selected SCART-inputs to SCART-outputs in the TV
set’s stand-by mode.
In case of power on or starting from stand-by (switch-
ing on the 5-V supply, RESETQ going high 2 ms later),
all internal registers except the ACB register (page 40)
are reset to the default configuration (see Table 3–5 on
page 22). The reset position of the ACB register
becomes active after the first I²C transmission into the
Baseband Processing part (subaddress 12_hex). By
transmitting the ACB register first, the reset state can
be redefined.
2.8. I²S Bus Interface
It is possible to route in an external coprocessor for
special effects, like surround processing and sound
field processing. Routing can be done with each input
source and output channel via the I²S inputs and out-
puts.
Two possible interface formats are supported:
1. The SONY format: I2S_WS changes at the word
boundaries.
2. The PHILIPS format: I2S_WS changes one I2S_CL
period before the word boundaries.
The I²S bus interface consists of five pins:
1. I2S_DA_IN1, I2S_DA_IN2:
For input, four channels (two channels per line,
2*16 bits) per sampling cycle (32 kHz) are transmit-
ted.
2. I2S_DA_OUT:
For output, two channels (2*16 bits) per sampling
cycle (32 kHz) are transmitted.
3. I2S_CL:
Gives the timing for the transmission of I²S serial
data (1.024 MHz).
4. I2S_WS:
The I2S_WS word strobe line defines the left and
right sample.
The MSP 34x1G normally serves as the master on the
I²S interface. In this case, the clock and word strobe
lines are driven by the MSP 34x1G. In slave mode,
these lines are input to the MSP 34x1G and the master
clock is synchronized to 576 times the I2S_WS rate
(32 kHz). NICAM operation is not possible in this
mode.
All I²S options can be set by means of the MODUS
register (see page 28).
A precise I²S timing diagram is shown in Fig. 4–26 on
page 70.
MICRONAS INTERMETALL
15