MT46V64M4_1 Datasheet, PDF (66/93 Pages) Micron Technology – Double Data Rate (DDR) SDRAM

256Mb: x4, x8, x16 DDR SDRAM
Operations
Figure 29: Nonconsecutive READ Bursts
CK#
CK
Command
Address
DQS
T0
READ
Bank,
Col n
T1
NOP
CL = 2
T2 T2n T3 T3n T4
NOP
READ
NOP
Bank,
Col b
DQ
CK#
CK
Command
Address
T0
READ
Bank,
Col n
DO
n
T1
T2 T2n T3 T3n T4
NOP
NOP
READ
NOP
CL = 2.5
Bank,
Col b
DQS
T5 T5n T6
NOP
NOP
DO
b
T5 T5n T6
NOP
NOP
DQ
CK#
CK
Command
Address
T0
READ
Bank,
Col n
DQS
T1
T2
NOP
NOP
CL = 3
DO
n
T3 T3n T4 T4n T5
READ
NOP
NOP
Bank,
Col b
DO
b
T6
NOP
DQ
DO
DO
n
b
Transitioning Data
Don’t Care
Notes:
1. DO n (or b) = data-out from column n (or column b).
2. BL = 4 or BL = 8 (if BL = 4, the bursts are concatenated; if BL = 8, the second burst interrupts
the first).
3. Three subsequent elements of data-out appear in the programmed order following DO n.
4. Three (or seven) subsequent elements of data-out appear in the programmed order follow-
ing DO b.
5. Shown with nominal ^tAC, ^tDQSCK, and ^tDQSQ.
PDF: 09005aef80768abb/Source: 09005aef82a95a3a
DDR_x4x8x16_Core2.fm - 256Mb DDR: Rev. O, Core DDR: Rev. B 1/09 EN
64
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2003 Micron Technology, Inc. All rights reserved.