M29W128GL7AN6F Datasheet, PDF (51/76 Pages) Micron Technology – Parallel NOR Flash Embedded Memory

128Mb 3V Embedded Parallel NOR Flash
Common Flash Interface
Table 18: Device Geometry Definition (Continued)
Address
x16
x8
31h
62h
32h
64h
33h
66h
34h
68h
35h
6Ah
36h
6Ch
37h
6Eh
38h
70h
39h
72h
3Ah
74h
3Bh
76h
3Ch
78h
Data
0000h
0000h
0000h
0000h
0000h
0000h
0000h
0000h
0000h
0000h
0000h
0000h
Description
Erase block region 2 information
Erase block region 3 information
Erase block region 4 information
Value
0
0
0
Table 19: Primary Algorithm-Specific Extended Query Table
Note 1 applies to the entire table
Address
x16
x8
Data
40h
80h
0050h
41h
82h
0052h
42h
84h
0049h
43h
86h
0031h
44h
88h
0033h
45h
8Ah
000Dh
46h
8Ch
0002h
47h
8Eh
0001h
48h
90h
0000h
49h
92h
0008h
4Ah
94h
0000h
Description
Primary algorithm extended query table unique ASCII string “PRI”
Major version number, ASCII
Minor version number, ASCII
Address sensitive unlock (bits[1:0]):
00 = Required
01 = Not required
Silicon revision number (bits[7:2])
Erase suspend:
00 = Not supported
01 = Read only
02 = Read and write
Block protection:
00 = Not supported
x = Number of blocks per group
Temporary block unprotect:
00 = Not supported
01 = Supported
Block protect/unprotect:
06 = M29W128GH/M29W128GL
Simultaneous operations:
Not supported
Value
"P"
"R"
"I"
"1"
"3"
Yes
90nm
2
1
00
06
–
PDF: 09005aef84daa141
m29w_128mb.pdf - Rev. A 7/13 EN
51
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.