English
Language : 

M25PX16SOVZM6TP Datasheet, PDF (33/65 Pages) Micron Technology – 16-Mbit, dual I/O, 4-Kbyte subsector erase, serial Flash memory with 75 MHz SPI bus interface
M25PX16
Instructions
Table 9. Lock Register out(1)
Bit
Bit name
Value
Function
b7-b2
b1 Sector Lock Down
b0 Sector Write Lock
Reserved
The Write Lock and Lock Down bits cannot be changed.
‘1’ Once a ‘1’ is written to the Lock Down bit it cannot be cleared
to ‘0’, except by a power-up.
‘0’
The Write Lock and Lock Down bits can be changed by
writing new values to them.
‘1’
Write, Program and Erase operations in this sector will not be
executed. The memory contents will not be changed.
‘0’
Write, Program and Erase operations in this sector are
executed and will modify the sector contents.
1. Values of (b1, b0) after power-up are defined in Section 7: Power-up and power-down.
Figure 16. Read Lock Register (RDLR) instruction sequence and data-out sequence
S
0 1 2 3 4 5 6 7 8 9 10 28 29 30 31 32 33 34 35 36 37 38 39
C
Instruction
24-bit address
DQ0
DQ1
High Impedance
23 22 21
MSB
3210
Lock Register Out
76543 210
MSB
AI13738
6.10
Read OTP (ROTP)
The device is first selected by driving Chip Select (S) Low. The instruction code for the Read
OTP (ROTP) instruction is followed by a 3-byte address (A23- A0) and a dummy byte. Each
bit is latched in on the rising edge of Serial Clock (C).
Then the memory contents at that address are shifted out on Serial Data output (DQ1).
Each bit is shifted out at the maximum frequency, fCmax, on the falling edge of Serial Clock
(C). The instruction sequence is shown in Figure 17.
The address is automatically incremented to the next higher address after each byte of data
is shifted out.
There is no rollover mechanism with the Read OTP (ROTP) instruction. This means that the
Read OTP (ROTP) instruction must be sent with a maximum of 65 bytes to read, since once
the 65th byte has been read, the same (65th) byte keeps being read on the DQ1 pin.
The Read OTP (ROTP) instruction is terminated by driving Chip Select (S) High. Chip
Select (S) can be driven High at any time during data output. Any Read OTP (ROTP)
33/65