|
RV-3029 Datasheet, PDF (34/67 Pages) MICORO CRYSTAL SWITZERLAND – DTCXO Temperature Compensated Real Time Clock | |||
|
◁ |
Micro Crystal
DTCXO Temperature Compensated Real Time Clock / Calendar Module
RV-3029
4.6. INTERRUPT OUTPUT INT
An active LOW Interrupt signal is available at INT pin.
The INT is an open-drain output and requires a pull-up resistor to VDD.
Interrupts may be sourced from five places:
⢠Alarm function
⢠Countdown Timer function
⢠VLOW1 detection
⢠VLOW2 detection
⢠System Reset function
All Interrupt signals follow the condition of their corresponding flags in the bits 0 to 4 of register Control_INT Flag at
address 02h.
Alarm Interrupt:
Generation of Interrupts from the Alarm function is enabled via âAIEâ = â1â (bit 0 in register Control_INT). If âAIEâ is
enabled, the INT pin follows the condition of Flag âAFâ (bit 0 in register Control_INT Flag). To clear Interrupt signal
( INT ), the corresponding flag âAFâ needs to be cleared by writing = â0â, clearing âAFâ will immediately clear INT .
Timer Interrupt:
Generation of Interrupts from the Countdown Timer is enabled via âTIEâ = â1â (bit 1 in register Control_INT). If âTIEâ
is enabled, the INT pin follows the condition of Flag âTFâ (bit 1 in register Control_INT Flag). To clear Interrupt
signal ( INT ), the corresponding flag âTFâ needs to be cleared by writing = â0â, clearing âTFâ will immediately clear
INT .
VLOW1 Interrupt:
Generation of Interrupts from the Voltage Low 1 detection is enabled via âV1IEâ = â1â (bit 2 in register Control_INT).
If âV1IEâ is enabled, the INT pin follows the condition of Flag âV1IFâ (bit 2 in register Control_INT Flag). To clear
Interrupt signal ( INT ), both corresponding flags âV1IFâ (bit 2 in register Control_INT Flag) and âV1Fâ (bit 2 in
register Control_Status) need to be cleared by writing = â0â.
VLOW2 Interrupt:
Generation of Interrupts from the Voltage Low 2 detection is enabled via âV2IEâ = â1â (bit 3 in register Control_INT).
If âV2IEâ is enabled, the INT pin follows the condition of Flag âV2IFâ (bit 3 in register Control_INT Flag). To clear
Interrupt signal ( INT ), both corresponding flags âV2IFâ (bit 3 in register Control_INT Flag) and âV2Fâ (bit 3 in
register Control_Status) need to be cleared by writing = â0â.
System Reset Interrupt:
Generation of Interrupts from the System Reset function is enabled via âSRIEâ = â1â (bit 4 in register Control_INT).
If âSRIEâ is enabled, the INT pin follows the condition of Flag âSRFâ (bit 4 in register Control_INT Flag). To clear
Interrupt signal ( INT ), both corresponding flags âSRFâ (bit 4 in register Control_INT Flag) and âSRâ (bit 4 in register
Control_Status) need to be cleared by writing = â0â.
34/67
|
▷ |