|
PIC18F1230 Datasheet, PDF (95/312 Pages) Microchip Technology – 18/20/28-Pin, Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D | |||
|
◁ |
PIC18F1230/1330
REGISTER 10-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2
R/W-0
U-0
OSCFIF
â
bit 7
U-0
R/W-0
U-0
R/W-0
U-0
â
EEIF
â
LVDIF
â
U-0
â
bit 0
Legend:
R = Readable bit
-n = Value at POR
W = Writable bit
â1â = Bit is set
U = Unimplemented bit, read as â0â
â0â = Bit is cleared
x = Bit is unknown
bit 7
bit 6-5
bit 4
bit 3
bit 2
bit 1-0
OSCFIF: Oscillator Fail Interrupt Flag bit
1 = Device oscillator failed, clock input has changed to INTOSC (must be cleared in software)
0 = Device clock operating
Unimplemented: Read as â0â
EEIF: Data EEPROM/Flash Write Operation Interrupt Flag bit
1 = The write operation is complete (must be cleared in software)
0 = The write operation is not complete or has not been started
Unimplemented: Read as â0â
LVDIF: Low-Voltage Detect Interrupt Flag bit
1 = A low-voltage condition occurred
0 = A low-voltage condition has not occurred
Unimplemented: Read as â0â
REGISTER 10-6: PIR3: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 3
U-0
U-0
U-0
R/W-0
U-0
U-0
U-0
â
â
â
PTIF
â
â
â
bit 7
U-0
â
bit 0
Legend:
R = Readable bit
-n = Value at POR
W = Writable bit
â1â = Bit is set
U = Unimplemented bit, read as â0â
â0â = Bit is cleared
x = Bit is unknown
bit 7-5
bit 4
bit 3-0
Unimplemented: Read as â0â
PTIF: PWM Time Base Interrupt bit
1 = PWM time base matched the value in PTPER register. Interrupt is issued according to the
postscaler settings. PTIF must be cleared in software.
0 = PWM time base has not matched the value in PTPER register
Unimplemented: Read as â0â
© 2006 Microchip Technology Inc.
Advance Information
DS39758B-page 93
|
▷ |