PIC16LV5X Datasheet, PDF (5/24 Pages) Microchip Technology – EPROM-Based 8-Bit CMOS Microcontroller Series

Enhanced PIC16LV5X
3.0 ARCHITECTURAL OVERVIEW
This section provides information on the architecture
of the Enhanced PIC16LV5X. For information on
operation of the peripherals, electrical specifications,
etc., please refer to the Enhanced PIC16C5X data
sheet.
FIGURE 3-1: ENHANCED PIC16LV5X SERIES BLOCK DIAGRAM
EPROM
512 X 12 TO
2048 X 12
9-11
PC
9-11
STACK 1
STACK 2
T0CKI
PIN
CONFIGURATION WORD ^{OSC1 OSC2 MCLR}
“DISABLE”
“OSC
SELECT”
12
INSTRUCTION
REGISTER
12
WATCHDOG
TIMER
2
“CODE
PROTECT”
OSCILLATOR/
TIMING &
CONTROL
9
WDT TIME
WDT/TMR0
CLKOUT
OUT
PRESCALER
INSTRUCTION
DECODER
DIRECT ADDRESS
8
STATUS
8
DIRECT RAM
ADDRESS
6
OPTION REG.
FROM W
5
“OPTION”
5-7
“SLEEP”
GENERAL
PURPOSE
REGISTER
FILE
(SRAM)
25 or
73 Bytes
TMR0
FSR
8
DATA BUS
W
ALU
FROM W
8
FROM W
4
4
8
8
“TRIS 5”
“TRIS 6”
TRISA PORTA
TRISB PORTB
4
RA3:RA0
8
RB7:RB0
© 1996 Microchip Technology Inc.
Advanced Information
This document was created with FrameMaker 4 0 4
DS40121A-page 5