TC3403_05 Datasheet, PDF(4/16 Page) Microchip Technology – +1.8V Low Power, Quad Input, 16-Bit Sigma-Delta A/D Converter with a Power Fault Monitor and Microprocessor Reset Circuit

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

TC3403_05 Datasheet, PDF (4/16 Pages) Microchip Technology – +1.8V Low Power, Quad Input, 16-Bit Sigma-Delta A/D Converter with a Power Fault Monitor and Microprocessor Reset Circuit

◁

TC3403

TC3403 DC ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: TA = 25Â°C and VDD = 2.7V, unless otherwise specified. Boldface type specifications apply for

temperatures of 0Â°C to 85Â°C. VREF = 1.25V, Internal Clock Frequency = 520kHz.

Symbol

Parameter

Min

Typ

Max

Unit

Test Conditions

SCLK, A0, A1, ENABLE

VIL

VIH

ILEAK

Input Low Voltage

Input High Voltage

Leakage Current

SDAT, RESET, PFO

0.7 x VDD

VOL

VOH

VDDMIN

Output Low Voltage

Output High Voltage (SDAT)

Minimum VDD for PFO, RESET Valid

0.9 x VDD

VTH, PFI

VCCPFI

PFI Input Voltage Range

VTH, PFI Input Current

-0.1

VTHR

Threshold (VTH, PFI)

Threshold Hysteresis

Threshold Tempco

Note 1: Differential input voltage defined as (VIN+ â VIN-).

2: Resistance from INn+ to INn- or INn to GND.

3: @ VDD = 1.8V, ISOURCE â¤ 200Î¼A.

1.1

.01

1.23

0.3 x VDD

Î¼A

0.4

V IOL = 1.5mA

V ISOURCE = 400Î¼A (Note 3)

1.3

Î¼A

VDD

0.1

Î¼A

ppm/Â°C

TC3403 AC ELECTRICAL SPECIFICATIONS

Electrical Characteristics: TA = 25Â°C and VDD = 2.7V, unless otherwise specified. Boldface type specifications apply for

temperatures of 0Â°C to 85Â°C. VREF = 1.25V, Internal Clock Frequency = 520kHz.

Symbol

Parameter

Min

Typ

Max Unit

Test Conditions

Resolution Reduction Clock Width

Âµsec Width of SCLK (Negative)

Resolution Reduction Clock Width

Âµsec Width of SCLK (Positive)

Conversion Time (15-bit Plus Sign) â

125

msec 16-bit Conversion, TA = 25Â°C (Note 1)

Conversion Time (14-bit Plus Sign) â

t3/2.0

msec 15-bit Conversion

Conversion Time (13-bit Plus Sign) â

t3/4.0

msec 14-bit Conversion

Conversion Time (12-bit Plus Sign) â

t3/7.8

msec 13-bit Conversion

Conversion Time (11-bit Plus Sign) â

t3/15.1

msec 12-bit Conversion

Conversion Time (10-bit Plus Sign) â

t3/28.6

msec 11-bit Conversion

Conversion Time (9-bit Plus Sign)

t3/51.4

msec 10-bit Conversion

Resolution Reduction Window

t3/85.7

msec Width of SCLK

SCLK to Data Valid

1000

nsec SCLK Falling Edge to SDAT Valid

Address Setup

nsec Address Valid to SCLK

Address Hold

1000

nsec SCLK to Address Valid Hold

Acknowledge Delay

1000 nsec SCLK to SDAT Delay

RESET Active Timeout Period

t3*2

msec Delay from POR or Brown-out

Recovery to RESET = VOH

t10

PFO Delay

Âµsec PFI to PFO Delay

t11

RESET Delay

Âµsec Delay VTH Falling at 10V/msec to

RESET Low

Note 1: Nominal temperature drift is -2830ppm/CÂ° for temperature less than 25Â°C and -1340ppm/Â°C for temperatures

greater than 25Â°C.

DS21412C-page 4

▷