English
Language : 

DSPIC30F3010-30I Datasheet, PDF (148/226 Pages) Microchip Technology – dsPIC30F3010/3011 Data Sheet
dsPIC30F3010/3011
Table 20-5 shows the Reset conditions for the RCON
register. Since the control bits within the RCON register
are R/W, the information in the table implies that all the
bits are negated prior to the action specified in the
condition column.
TABLE 20-5: INITIALIZATION CONDITION FOR RCON REGISTER CASE 1
Condition
Program
Counter
TRAPR IOPUWR EXTR SWR WDTO IDLE SLEEP POR BOR
Power-on Reset
0x000000 0
Brown-out Reset
0x000000 0
MCLR Reset during Normal 0x000000 0
Operation
Software Reset during
Normal Operation
0x000000 0
0
0
0
0
0
0
11
0
0
0
0
0
0
01
0
1
0
0
0
0
00
0
0
1
0
0
0
00
MCLR Reset during Sleep 0x000000 0
0
1
0
0
0
1
00
MCLR Reset during Idle
0x000000 0
0
1
0
0
1
0
00
WDT Time-out Reset
0x000000 0
0
0
0
1
0
0
00
WDT Wake-up
Interrupt Wake-up from
Sleep
PC + 2
0
PC + 2(1)
0
0
0
0
1
0
1
00
0
0
0
0
0
1
00
Clock Failure Trap
0x000004 0
0
0
0
0
0
0
00
Trap Reset
0x000000 1
0
0
0
0
0
0
00
Illegal Operation Trap
0x000000 0
1
0
0
0
0
0
00
Legend: u = unchanged, x = unknown
Note 1: When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.
Table 20-6 shows a second example of the bit
conditions for the RCON register. In this case, it is not
assumed the user has set/cleared specific bits prior to
action specified in the condition column.
TABLE 20-6: INITIALIZATION CONDITION FOR RCON REGISTER CASE 2
Condition
Program
Counter
TRAPR IOPUWR EXTR SWR WDTO IDLE SLEEP POR BOR
Power-on Reset
0x000000 0
Brown-out Reset
0x000000 u
MCLR Reset during Normal 0x000000 u
Operation
Software Reset during
Normal Operation
0x000000 u
0
0
0
0
0
0
11
u
u
u
u
u
u
01
u
1
0
0
0
0
uu
u
0
1
0
0
0
uu
MCLR Reset during Sleep 0x000000 u
u
1
u
0
0
1
uu
MCLR Reset during Idle
0x000000 u
u
1
u
0
1
0
uu
WDT Time-out Reset
0x000000 u
u
0
0
1
0
0
uu
WDT Wake-up
Interrupt Wake-up from
Sleep
PC + 2
u
PC + 2(1)
u
u
u
u
1
u
1
uu
u
u
u
u
u
1
uu
Clock Failure Trap
0x000004 u
u
u
u
u
u
u
uu
Trap Reset
0x000000 1
u
u
u
u
u
u
uu
Illegal Operation Reset
0x000000 u
1
u
u
u
u
u
uu
Legend: u = unchanged, x = unknown
Note 1: When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.
DS70141E-page 146
© 2008 Microchip Technology Inc.