English
Language : 

24LC64-I-ST Datasheet, PDF (1/26 Pages) Microchip Technology – 64K I2C™ Serial EEPROM
24AA64/24LC64
64K I2C™ Serial EEPROM
Device Selection Table
Part
Number
VCC
Range
Max Clock
Frequency
24AA64
1.8-5.5
400 kHz(1)
24LC64
2.5-5.5
400 kHz
Note 1: 100 kHz for VCC <2.5V
Temp
Ranges
I
I, E
Features
• Single supply with operation down to 1.8V
• Low-power CMOS technology
- 1 mA active current typical
- 1 µA standby current (max.) (I-temp)
• Organized as 8 blocks of 8K bit (64K bit)
• 2-wire serial interface bus, I2C™ compatible
• Cascadable for up to eight devices
• Schmitt Trigger inputs for noise suppression
• Output slope control to eliminate ground bounce
• 100 kHz (24AA64) and 400 kHz (24LC64)
compatibility
• Self-timed write cycle (including auto-erase)
• Page write buffer for up to 32 bytes
• 2 ms typical write cycle time for page write
• Hardware write-protect for entire memory
• Can be operated as a serial ROM
• Factory programming (QTP) available
• ESD protection > 4,000V
• 1,000,000 erase/write cycles
• Data retention > 200 years
• 8-lead PDIP, SOIC, TSSOP and MSOP packages
• Standard and Pb-free finishes available
• Available temperature ranges:
- Industrial (I): -40°C to +85°C
- Automotive (E): -40°C to +125°C
Description
The Microchip Technology Inc. 24AA64/24LC64
(24XX64*) is a 64 Kbit Electrically Erasable PROM.
The device is organized as eight blocks of 1K x 8-bit
memory with a 2-wire serial interface. Low-voltage
design permits operation down to 1.8V, with standby
and active currents of only 1 µA and 1 mA,
respectively. It has been developed for advanced, low-
power applications such as personal communications
or data acquisition. The 24XX64 also has a page write
capability for up to 32 bytes of data. Functional address
lines allow up to eight devices on the same bus, for up
to 512 Kbits address space. The 24XX64 is available in
the standard 8-pin PDIP, surface mount SOIC, TSSOP
and MSOP packages.
Package Types
PDIP/SOIC/TSSOP ROTATED TSSOP
/MSOP
(24AA64X/24LC64X)
A0 1
A1 2
A2 3
Vss 4
8 Vcc
7
WP
WP
Vcc
1
2
6 SCL A0 3
5 SDA A1 4
8 SCL
7 SDA
6 Vss
5 A2
Block Diagram
WP
HV
Generator
I/O
Control
Logic
I/O
SCL
SDA
VCC
VSS
Memory
Control XDEC
Logic
EEPROM
Array
Page
Latches
YDEC
Sense Amp.
R/W Control
* 24XX64 is used in this document as a generic part number for the 24AA64/24LC64 devices.
 2003 Microchip Technology Inc.
DS21189H-page 1