MAX1639 Datasheet, PDF (9/13 Pages) Maxim Integrated Products – High-Speed Step-Down Controller with Synchronous Rectification for CPU Power

High-Speed Step-Down Controller with
Synchronous Rectification for CPU Power
BST High-Side Gate-Driver Supply
and MOSFET Drivers
Gate-drive voltage for the high-side N-channel switch
is generated using a flying-capacitor boost circuit
(Figure 3). The capacitor is alternately charged from
the +5V supply and placed in parallel with the high-
side MOSFET’s gate and source terminals.
Gate-drive resistors (R3 and R4) can often be useful to
reduce jitter in the switching waveforms by slowing
down the fast-slewing LX node and reducing ground
bounce at the controller IC. However, switching loss
may increase. Low-value resistors from around 1Ω to
5Ω are sufficient for many applications.
Current Sense
and Overload Current Limiting
The current-sense circuit resets the main PWM latch
and turns off the high-side MOSFET switch whenever
the voltage difference between CSH and CSL from cur-
rent through the sense resistor (R1) exceeds the peak
current limit (100mV typical).
Current-mode control provides cycle-by-cycle current-
limit capability for maximum overload protection.
During normal operation, the peak current limit set by
the current-sense resistor determines the maximum
output current. When the output is shorted, the peak
current may be higher than the set current limit due to
delays in the current-sense comparator. Thus, foldback
current limiting is employed where the set current-limit
point is reduced from 100mV to 38mV as the output
(feedback) voltage falls (Figure 4). When the short-
circuit condition is removed, the feedback voltage will
rise and the current-limit voltage will revert to 100mV.
The foldback current-limit circuit is designed to ensure
startup into a resistive load.
High-Side Current Sensing
The common-mode input range of the current-sense
inputs (CSH and CSL) extends to V_CC, so it is possible
to configure the circuit with the current-sense resistor
on the input side rather than on the load side (Figure 5).
This configuration improves efficiency by reducing the
power dissipation in the sense resistor according to the
duty ratio.
In the high-side configuration, if the output is shorted
directly to GND through a low-resistance path, the
current-sense comparator may be unable to enforce a
current limit. Under such conditions, circuit parasitics
such as MOSFET R_DS(ON) typically limit the short-
circuit current to a value around the peak-current-
limit setting.
LEVEL
TRANSLATOR
CONTROL AND
DRIVE LOGIC
BST
DH
R4
LX
V_DD
DL
R3
PGND
V_IN = 5V
D2
N1
C3
N2
C1
L1
MAX1639
Figure 3. Boost Supply for Gate Drivers
R3 AND R4
ARE OPTIONAL
100
90
80
70
60
50
40
30
20
10
0
0 10 20 30 40 50 60 70 80 90 100
V_FB (%)
Figure 4. Foldback Current Limit
Attach a lowpass-filter network between the current-
sense pins and resistor to reduce high-frequency
common-mode noise. The filter should be designed
with a time constant of around one-fifth of the on-time
(130ns at 600kHz, for example). Resistors in the 20Ω to
100Ω range are recommended for R9 and R10.
Connect the filter capacitors C9 and C10 from V_CC to
CSH and CSL, respectively.
Values of 39Ω and 3.3nF are suitable for many
designs. Place the current-sense filter network close to
the IC, within 0.1 in (2.5mm) of the CSH and CSL pins.
_______________________________________________________________________________________ 9