MAX1233_05 Datasheet, PDF (5/45 Pages) Maxim Integrated Products – ±15kV ESD-Protected Touch-Screen Controllers Include DAC and Keypad Controller

±15kV ESD-Protected Touch-Screen
Controllers Include DAC and Keypad Controller
ELECTRICAL CHARACTERISTICS (continued)
(DV_DD = AV_DD = +2.7V to +3.6V (MAX1233), DV_DD = AV_DD = +4.75V to +5.25V (MAX1234), external reference V_REF = 2.5V
(MAX1233), V_REF = 4.096V (MAX1234); f_SCLK = 10MHz, f_SAMPLE = 50ksps, 12-bit mode, 0.1µF capacitor at REF, T_A = -40°C to
+85°C, unless otherwise noted. Typical values are at T_A = +25°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN TYP MAX UNITS
Input Capacitance
C_IN
DIGITAL OUTPUT (DOUT)
15
pF
Output Voltage Low
V_OL
I_SINK = 2mA
I_SINK = 4mA
0.4
V
0.8
Output Voltage High
V_OH
I_SOURCE = 1.5mA
DV_DD -
0.5
V
DIGITAL OUTPUT (BUSY, PENIRQ, KEYIRQ, R_, C_)
Output Voltage Low
V_OL
I_SINK = 0.2mA
0.4
V
Output Voltage High
V_OH
I_SOURCE = 0.2mA
DV_DD -
0.5
V
POWER REQUIREMENTS
Supply Voltage (Note 12)
AV_DD /
DV_DD
MAX1233
MAX1234
2.7
3
3.6
V
4.75
5
5.25
Idle; all blocks shut down
0.5
5
Analog and Digital Supply
Current
I_AVDD +
I_DVDD
Only ADC on; f_SAMPLE = 20ksps
Only DAC on; no load
Only internal reference on
150
500
µA
150
230
670
900
TIMING CHARACTERISTICS
SCLK Clock Period
SCLK Pulse Width High
SCLK Pulse Width Low
DIN to SCLK Rise Setup
SCLK Rise to DIN Hold
SCLK Fall to DOUT Valid
CS Fall to DOUT Enabled
CS Rise to DOUT Disabled
CS Fall to SCLK Rise
CS Fall to SCLK Ignored
SCLK Rise to R_/C_ Data Valid
CS Pulse Width High
t_CP
t_CH
t_CL
t_DS
t_DH
t_DOV
t_DV
t_DOD
t_CSS
t_CSH
t_GPO
t_CSW
C_LOAD = 50pF
C_LOAD = 50pF
C_LOAD = 50pF
C_LOAD = 50pF (Note 13)
100
ns
40
ns
40
ns
40
ns
0
ns
40
ns
45
ns
40
ns
40
ns
0
ns
230
ns
40
ns
Note 1:
Note 2:
Note 3:
Note 4:
Note 5:
Note 6:
Note 7:
Tested at DV_DD = AV_DD = +2.7V (MAX1233), DV_DD = AV_DD = +5V (MAX1234).
Relative accuracy is the deviation of the analog value at any code from its theoretical value after the offset and gain errors
have been removed.
Offset nulled.
Difference between TEMP1 and TEMP2; temperature in °K = (V_TEMP2 - V_TEMP1) × 2680°K/V. No calibration is necessary.
Temperature coefficient is -2.1mV/°C. Determine absolute temperature by extrapolating from a calibrated value.
ADC performance is limited by the conversion noise floor, typically 300µV_P-P. An external reference below 2.5V can
compromise the ADC performance.
Guaranteed from code 5 to 255.
_______________________________________________________________________________________ 5