MAX1449 Datasheet, PDF (4/18 Pages) Maxim Integrated Products – 10-Bit, 105Msps, Single +3.3V, Low-Power ADC with Internal Reference

10-Bit, 105Msps, Single +3.3V, Low-Power
ADC with Internal Reference
ELECTRICAL CHARACTERISTICS (continued)
(V_DD = +3.3V, OV_DD = +2.0V; 0.1µF and 1.0µF capacitors from REFP, REFN, and COM to GND; V_REFIN = +2.048V, REFOUT
connected to REFIN through a 10kΩ resistor, V_IN = 2Vp-p (differential with respect to COM), C_L ≈ 10pF at digital outputs,
f_CLK = 105MHz, T_A = T_MIN to T_MAX, unless otherwise noted. Typical values are at T_A = +25°C.)
PARAMETER
Input Hysteresis
Input Leakage
Input Capacitance
DIGITAL OUTPUTS (D9–D0)
Output Voltage Low
Output Voltage High
Three-State Leakage Current
Three-State Output Capacitance
POWER REQUIREMENTS
Analog Supply Voltage
Output Supply Voltage
Analog Supply Current
Output Supply Current
Power Supply Rejection
TIMING CHARACTERISTICS
CLK Rise-to-Output Data Valid
OE Fall-to-Output Enable
OE Rise-to-Output Disable
CLK Pulse Width High
SYMBOL
V_HYST
I_IH
I_IL
C_IN
CONDITIONS
V_IH = V_DD = OV_DD
V_IL = 0
V_OL
V_OH
I_LEAK
C_OUT
I_SINK = 200µA
I_SOURCE = 200µA
OE = OV_DD
OE = OV_DD
V_DD
OV_DD
I_VDD
I_OVDD
PSRR
Operating, f_IN = 20MHz at -0.5dB FS
Shutdown, clock idle, PD = OE = OV_DD
Operating, C_L = 15pF , f_IN = 20MHz at
-0.5dB FS
Shutdown, clock idle, PD = OE = OV_DD
Offset
Gain
t_DO
t_ENABLE
t_DISABLE
Figure 6 (Note 3)
Figure 5
Figure 5
t_CH Figure 6, clock period 9.52ns
MIN TYP MAX UNITS
0.1
V
±5
µA
±5
5
pF
OV_DD
- 0.2
5
0.2
V
V
±10
µA
pF
2.7
3.3
3.6
V
1.7
3.3
3.6
V
58
74
mA
4
15
µA
10
mA
1
10
µA
±0.1
mV/V
±0.1
%/V
5
8
ns
10
ns
15
ns
4.76
±0.47
ns
CLK Pulse Width Low
Wake-Up Time
t_CL
t_WAKE
Figure 6, clock period 9.52ns
(Note 4)
4.76
ns
±0.47
1.5
µs
Note 1: SNR, SINAD, THD, SFDR and HD3 are based on an analog input voltage of -0.5dB FS referenced to a +1.024V full-scale
input voltage range.
Note 2: Intermodulation distortion is the total power of the intermodulation products relative to the individual carrier. This number is
6dB better if referenced to the two-tone envelope.
Note 3: Digital outputs settle to V_IH,V_IL.
Note 4: With REFIN driven externally, REFP, COM, and REFN are left floating while powered down.
4 _______________________________________________________________________________________