English
Language : 

MAX1240 Datasheet, PDF (4/16 Pages) Maxim Integrated Products – +2.7V, Low-Power, 12-Bit Serial ADCs in 8-Pin SO
+2.7V, Low-Power,
12-Bit Serial ADCs in 8-Pin SO
ELECTRICAL CHARACTERISTICS (continued)
(VDD = +2.7V to +3.6V (MAX1240); VDD = +2.7V to +5.25V (MAX1241); 73ksps, fSCLK = 2.1MHz (50% duty cycle); MAX1240—4.7µF
capacitor at REF pin, MAX1241—external reference; VREF = 2.500V applied to REF pin; TA = TMIN to TMAX; unless otherwise noted.)
PARAMETERS
POWER REQUIREMENTS
Supply Voltage
Supply Current
Supply Rejection
SYMBOL
CONDITIONS
MAX1240
VDD
MAX1241
MAX1240A/B
MAX1240C
VVDDDD
=
=
3.6V
3.6V
IDD
Operating
mode
MAX1241A/B
MAX1241C
VDD = 3.6V
VDD = 5.25V
VDD = 3.6V
VDD = 5.25V
Power-down, digital inputs VDD = 3.6V
at 0V or VDD
VDD = 5.25V
PSR (Note 5)
MIN TYP MAX UNITS
2.7
3.6
V
2.7
5.25
1.4 2.0
1.4 3.5
0.9 1.5
mA
1.6 2.5
0.9 2.8
1.6 3.8
1.9 10
µA
3.5 15
±0.3
mV
TIMING CHARACTERISTICS (Figure 8)
(VDD = +2.7V to +3.6V (MAX1240); VDD = +2.7V to +5.25V (MAX1241); TA = TMIN to TMAX, unless otherwise noted.)
PARAMETERS
Acquisition Time
SCLK Fall to Output Data Valid
CS Fall to Output Enable
CS Rise to Output Disable
SCLK Clock Frequency
SCLK Pulse Width High
SCLK Pulse Width Low
SCLK Low to CS Fall Setup Time
DOUT Rise to SCLK Rise (Note 5)
CS Pulse Width
SYMBOL
tACQ
tDO
tDV
tTR
fSCLK
tCH
tCL
tCS0
tSTR
tCS
CONDITIONS
CS = VDD (Note 6)
Figure 1,
CLOAD = 50pF
MAX124_ _C/E
MAX124_ _M
Figure 1, CLOAD = 50pF
Figure 2, CLOAD = 50pF
MIN TYP MAX
1.5
20
200
20
240
240
240
0
2.1
200
200
50
0
240
UNITS
µs
ns
ns
ns
MHz
ns
ns
ns
ns
ns
Note 1: Tested at VDD = +2.7V.
Note 2: Relative accuracy is the deviation of the analog value at any code from its theoretical value after the full-scale range and
offset have been calibrated.
Note 3: MAX1240—internal reference, offset nulled; MAX1241—external reference (VREF = +2.500V), offset nulled.
Note 4: External load should not change during conversion for specified accuracy.
Note 5: Guaranteed by design. Not subject to production testing.
Note 6: Measured as [VFS(2.7V) - VFS(VDD(MAX)].
Note 7: To guarantee acquisition time, tACQ is the maximum time the device takes to acquire the signal, and is also the minimum
time needed for the signal to be acquired.
4 _______________________________________________________________________________________