English
Language : 

MAX113 Datasheet, PDF (4/12 Pages) Maxim Integrated Products – +3V, 400ksps, 4/8-Channel, 8-Bit ADCs with 1UA Power-Down
+3V, 400ksps, 4/8-Channel,
8-Bit ADCs with 1µA Power-Down
TIMING CHARACTERISTICS
(VDD = +3V, TA = +25°C, unless otherwise noted.) (Note 4)
PARAMETER SYMBOL
CONDITIONS
Conversion Time
(WR-RD Mode)
Conversion Time
(RD Mode)
Power-Up Time
CS to RD, WR
Setup Time
CS to RD, WR
Hold Time
CS to RDY Delay
Data Access Time
(RD Mode)
RD to INT Delay
(RD Mode)
Data Hold Time
Minimum
Acquisition Time
WR Pulse Width
Delay Between WR
and RD Pulses
RD Pulse Width
(WR-RD Mode)
Data Access Time
(WR-RD Mode)
RD to INT Delay
WR to INT Delay
RD Pulse Width
(WR-RD Mode)
Data Access Time
(WR-RD Mode)
WR to INT Delay
Data Access Time
After INT
Multiplexer Address
Hold Time
tCWR
tCRD
tUP
tCSS
tRD < tINTL, CL = 100pF
(Note 5)
tCSH
tRDY
tACC0
CL = 50pF,
RL = 5.1kΩ to VDD
CL = 100pF (Note 5)
tINTH
tDH
tACQ
tWR
tRD
tREAD1
tACC1
tRI
tINTL
tREAD2
tACC2
tIHWR
tID
CL = 50pF
(Note 6)
(Note 7)
tRD < tINTL, determined by
tACC1
tRD < tINTL, CL = 100pF
(Note 5)
CL = 50pF
tRD > tINTL, determined by
tACC2
tRD > tINTL, CL = 100pF
(Note 5)
Pipelined mode, CL = 50pF
Pipelined mode, CL = 100pF
tAH
TA = +25°C
ALL GRADES
MIN TYP MAX
1.8
2.0
0.9
0
0
100
tCRD +
100
100 160
100
450
0.6
10
0.8
400
400
300
0.7 1.45
180
180
180
100
50
TA = TMIN to TMAX
MAX117C/E
MAX117M
MIN MAX MIN MAX
2.06
2.4
2.4
2.6
1.2
1.4
0
0
0
0
120
140
tCRD +
130
tCRD +
150
170
180
130
150
600
700
0.66
10 0.8
10
0.9
1.0
500
600
500
600
340
400
1.6
1.8
220
250
220
250
200
240
130
150
60
70
UNITS
µs
µs
µs
ns
ns
ns
ns
ns
ns
ns
µs
µs
ns
ns
ns
µs
ns
ns
ns
ns
ns
Note 4: Input control signals are specified with tr = tf = 5ns, 10% to 90% of 3V, and timed from a voltage level of 1.3V. Timing
delays get shorter at higher supply voltages. See the Conversion Time vs. Supply Voltage graph in the Typical Operating
Characteristics to extrapolate timing delays at other power-supply voltages.
Note 5: See Figure 1 for load circuit. Parameter defined as the time required for the output to cross 0.66V or 2.0V.
Note 6: See Figure 2 for load circuit. Parameter defined as the time required for the data lines to change 0.5V.
Note 7: Also defined as the Minimum Address-Valid to Convert-Start Time.
4 _______________________________________________________________________________________