English
Language : 

MAX1955 Datasheet, PDF (19/22 Pages) Maxim Integrated Products – 1.6V to 5.5V Input, 0.5% Accurate, Dual 180° Out-of-Phase Step-Down Controllers
1.6V to 5.5V Input, 0.5% Accurate, Dual
180° Out-of-Phase Step-Down Controllers
must compensate for this gain drop and phase shift in
order to achieve a stable high-bandwidth closed-loop
system.
The basic regulator loop consists of a power modulator,
an output feedback divider, and an error amplifier. The
power modulator has DC gain set by VIN/VRAMP, with a
double pole set by the inductor and output capacitor
and a single zero set by the output capacitor (COUT)
and its ESR. Equations that define the power modulator
follow:
The DC gain of the power modulator:
GMOD(DC)
=
VIN
VRAMP
where VRAMP = 1V. The double-pole frequency
because of the inductor and output capacitor is:
fPMOD =
1
2π LCOUT
The zero frequency because of the output capacitor’s
ESR is:
fZESR
=
2π
×
1
ESR ×
COUT
The output capacitor is usually composed of several
same-value capacitors connected in parallel. With n
capacitors in parallel, the output capacitance is:
COUT = n × CEACH
The total ESR is:
ESR = ESREACH
n
The ESR zero (fZESR) for a parallel combination of
capacitors is the same as that of an individual capacitor.
The feedback divider has a gain of GFB = VFB/VOUT,
where VFB is 0.8V.
The transconductance error amplifier has DC gain
GEA(dc) of 80dB. A dominant pole is set by the com-
pensation capacitor (CC), the amplifier-output resis-
tance (RO ≅ 5MΩ), and the compensation resistor (RC):
fPEA
=
2π
×
CC
1
× (RO
+ RC)
A zero is set by the compensation resistor and the
compensation capacitor:
fZEA
=
2π
×
1
CC
× RC
The total closed-loop gain must equal unity at the
crossover frequency, where the crossover frequency
should be higher than fZESR, so that the -1 slope is used
to cross over at unity gain. Also, the crossover frequency
should be less than or equal to 1/5 the switching
frequency:
fZESR
<
fC
<
fSW
5
The loop-gain equation at the crossover frequency is:
VFB
VOUT
×
GEA(fc) × GMOD(fc) = 1
where:
GEA(fc) = gmEA ✕ RC, and
GMOD(fc) = GMOD(DC) ✕ (fPMOD)2 / (fESR ✕ fC)
The compensation resistor (RC) is calculated from:
RC =
gmEA
×
VOUT
VFB × GMOD(fc)
where gmEA = 2mS.
Because of the underdamped (Q > 1) nature of the out-
put LC double pole, the error amplifier compensation
zero should be approximately 0.2 fPMOD to provide
good phase boost. CC is calculated from:
CC
=
2π
×
5
RC ×
fPMOD
A small capacitor (CF) also can be added from COMP
to GND to provide high-frequency decoupling. CF adds
______________________________________________________________________________________ 19