English
Language : 

MAX15041_10 Datasheet, PDF (13/18 Pages) Maxim Integrated Products – Low-Cost, 3A, 4.5V to 28V Input, 350kHz, PWM Step-Down DC-DC Regulator with Internal Switches
Low-Cost, 3A, 4.5V to 28V Input, 350kHz, PWM
Step-Down DC-DC Regulator with Internal Switches
FEEDBACK
DIVIDER
VOUT
ERROR AMPLIFIER
POWER MODULATOR
COMPENSATION
RAMP
VIN
OUTPUT FILTER
AND LOAD
R1
FB
Σ
gMC
COMP
CONTROL
R2
LOGIC
PWM
COMPARATOR
gMV
ROUT
RC
*CCC
QHS
L0
DCR
QLS
IL
CC
VCOMP GMOD
VOUT
ROUT = AVEA/gMV
REF
*CCC IS OPTIONAL.
IL
NOTE: THE GMOD STAGE SHOWN ABOVE MODELS THE AVERAGE CURRENT OF
THE INDUCTOR INJECTED INTO THE OUTPUT LOAD. THIS REPRESENTS A
SIMPLIFICATION FOR THE POWER MODULATOR STAGE DRAWN ABOVE.
Figure 1. Peak Current-Mode Regulator Transfer Model
VOUT
ESR
COUT
RLOAD
Having defined the power modulator’s transfer function
gain, the total system loop gain can be written as fol-
lows (see Figure 1):
α
=
⎡⎣s (CC
+
CCC
)(RC
ROUT × (sCCRC + 1)
+ ROUT ) + 1⎤⎦ × ⎡⎣s(CC || CCC
)(RC
||
ROUT
)
+ 1⎤⎦
β = GMOD ×
RLOAD
×
(sCOUTESR + 1)
⎡⎣sCOUT (ESR + RLOAD
)
+
1⎤⎦
Gain = R2 × AVEA × α × β
R1 + R2 ROUT
where ROUT is the quotient of the error amplifier’s DC
gain, AVEA, divided by the error amplifier’s transcon-
ductance, gMV; ROUT is much larger than RC and CC is
much larger than CCC.
Rewriting:
Gain
=
VFB
VOUT
AVEA
×
⎡
⎢sCC
⎣
⎛
⎝⎜
(sCCRC + 1)
AVEA
gMV
⎞
⎠⎟
+
⎤
1⎥
⎦
×
(sCCCRC
+ 1)
×
GMODRLOAD
×
(sCOUTESR + 1)
⎡⎣sCOUT (ESR + RLOAD
)
+ 1⎤⎦
The dominate poles and zeros of the transfer loop gain
is shown below:
fP1
=
2π
gMV
× 10AVEA [dB]/ 20
×
CC
fP2
=
2π
×
COUT
1
(ESR + RLOAD )
fP3
=
2π
1
× CCCRC
fZ1
=
2π
×
1
CCRC
fZ2
=
2π
×
1
COUTESR
The order of pole-zero occurrence is:
fP1 < fP2 < fZ1 < fZ2 ≤ fP3
Note under heavy load, fP2, may approach fZ1.
A graphical representation of the asymptotic system
closed-loop response, including the dominant pole and
zero locations is shown in Figure 2.
______________________________________________________________________________________ 13