MAX1402 Datasheet, PDF (11/40 Pages) Maxim Integrated Products – +5V, 18-Bit, Low-Power, Multichannel, Oversampling Sigma-Delta ADC

+5V, 18-Bit, Low-Power, Multichannel,
Oversampling (Sigma-Delta) ADC
Pin Description
PIN
NAME
FUNCTION
Clock Input. A crystal can be connected across CLKIN and CLKOUT. Alternatively, drive CLKIN with a
1
CLKIN
CMOS-compatible clock at a nominal frequency of 2.4576MHz or 1.024MHz, and leave CLKOUT uncon-
nected. Frequencies of 4.9152MHz and 2.048MHz may be used if the X2CLK control bit is set to 1.
Clock Output. When deriving the master clock from a crystal, connect the crystal between CLKIN and
2
CLKOUT CLKOUT. In this mode, the on-chip clock signal is not available at CLKOUT. Leave CLKOUT unconnected
when CLKIN is driven with an external clock.
Chip-Select Input. Active-low logic input used to enable the digital interface. With CS hard-wired low, the
3
CS
MAX1402 operates in its 3-wire interface mode with SCLK, DIN and DOUT used to interface to the device.
CS is used either to select the device in systems with more than one device on the serial bus, or as a
frame-synchronization signal for the MAX1402 when a continuous SCLK is used.
4
RESET
Active-Low Reset Input. Drive low to reset the control logic, interface logic, digital filter and analog modu-
lator to power-on status. RESET must be high and CLKIN must be toggling in order to exit reset.
5
DS1
Digital Input for Auxiliary Data Input Bit 1. The status of this bit is reflected in the output data by bit D4.
Used to communicate the status of DS1 via the serial interface.
6
DS0
Digital Input for Auxiliary Data Input Bit 0. The status of this bit is reflected in the output data by bit D3.
Used to communicate the status of DS0 via the serial interface.
7
OUT2
Transducer Excitation Current Source 2
8
OUT1
Transducer Excitation Current Source 1
9
AGND
Analog Ground. Reference point for the analog circuitry. AGND connects to the IC substrate.
10
V+
Analog Positive Supply Voltage (+4.75V to +5.25V).
11
AIN1
Analog Input Channel 1. May be used as a pseudo-differential input with AIN6 as common, or as the posi-
tive input of the AIN1/AIN2 differential analog input pair (see Communications Register section).
12
AIN2
Analog Input Channel 2. May be used as a pseudo-differential input with AIN6 as common, or as the neg-
ative input of the AIN1/AIN2 differential analog input pair (see Communications Register section).
13
AIN3
Analog Input Channel 3. May be used as a pseudo-differential input with AIN6 as common, or as the posi-
tive input of the AIN3/AIN4 differential analog input pair (see Communications Register section).
14
AIN4
Analog Input Channel 4. May be used as a pseudo-differential input with AIN6 as common, or as the neg-
ative input of the AIN3/AIN4 differential analog input pair (see Communications Register section).
15
AIN5
Analog Input Channel 5. Used as a differential or pseudo-differential input with AIN6
(see Communications Register section).
16
AIN6
Analog Input 6. May be used as a common point for AIN1 through AIN5 in pseudo-differential mode, or as
the negative input of the AIN5/AIN6 differential analog input pair (see Communications Register section).
______________________________________________________________________________________ 11