M21050 Datasheet, PDF (35/70 Pages) M/A-COM Technology Solutions, Inc. – Duplex Quad Multi-Rate CDR

Registers
2.1.13
Built In Self-Test (BIST) Transmitter Main Control Register
Table 2-13. Built In Self-Test (BIST) Transmitter Main Control Register (BISTtx_ctrl: Address 15h)
Bits
Type
Default
Label
Description
7
R/W
0b
err_insert
6
R/W
0b
rx2txclk
5:2
R/W
0000b
tx_patt
1
R/W
0
R/W
0b
en_tx
1b
tx_rst
Inserts a single bit error into the PRBS Tx
1b: Insert error
0b: Normal operation
Note: Setting the register high allows one error to be inserted into the
data stream. To insert another error, the user needs to clear, then set
this register bit.
Selects the source of the clock for the BIST Tx PLL (active when
BISTtx_ctrl [1] = 1)
0b: External reference frequency
1b: Recovered clock from BIST Rx
Note: For the recovered clock option, the BIST Rx must be enabled with
BISTrx_ctrl [1] = 1, and use the recovered clock from the same CDR
selected by BIST Rx. This option only works for the full-rate case
(DRD = 1).
Selects the BIST Tx test pattern (active when BISTtx_ctrl [1] = 1)
0000b: PRBS 2⁷-1
0001b: PRBS 2¹⁵-1
0010b: PRBS 2²³-1
0011b: PRBS 2³¹-1
0100b: Fibre channel CJTPAT
0101b: Fibre channel CRPAT
0110b: 8b/10b countdown pattern
0111b: 16 bit user programmable pattern
1000b: 20 bit user programmable pattern
Powers up the BIST Tx and PLL
0b: Power down
1b: Power up and enable
Resets the BIST Tx (recommended after powerup/enable; active when
BISTtx_ctrl [1] = 1)
0b: Normal BIST Tx operation
1b: Reset of BIST Tx
2.1.14
Built In Self-Test (BIST) Transmitter PLL Loss of Lock Register
Table 2-14. Built In Self-Test (BIST) Transmitter PLL Loss of Lock Register (BISTtx_LOLctrl Address 17h)
Bits
Type
Default
Label
Description
7:5
R/W
101b
tacq_LOL
Sets the value for the LOL reference window
Code
000b
001b
010b
011b
100b
101b
110b
111b
Value
128
256
512
1024
2048
4096
8192
16384
21050-DSH-001-F
Mindspeed Technologies™
27
Mindspeed Proprietary and Confidential