English
Language : 

M02094 Datasheet, PDF (29/44 Pages) M/A-COM Technology Solutions, Inc. – 3.3 or 5 Volt VCSEL/FP Laser Driver IC for Applications to 2 Gbps
Functional Description
transient response. A ferrite can also provide the extra isolation (Murata BLM18HG471SN1 or equivalent recom-
mended).
Figure 3-4. Modulator Output
0.4pF
0.75 nH * OUT-
0.75 nH *
OUT+
OUT+ and OUT- should not be
driven below 0.7V
GND0
(optional
external
inductance)
* Denotes bond
wire internal to
MLF package
3.3.9
Fail Output
The M02094 has a FAIL alarm output which is compatible with the TX_FAULT signalling requirements of common
pluggable module standards.
The ESD protection on this pin provides a true open collector output that can withstand significant variation in VCC
when signalling between circuit boards. Also, if the M02094 loses power the FAIL output will continue to pull up
and signal a fail condition. In a simple static protection scheme used by other ICs the protection diodes would
clamp the FAIL signal to ground when the chip loses power.
3.3.10
TX Disable and Disable Delay Control
The DIS pin is used to disable the transmit signal. When the transmit is disabled both the bias and modulation cur-
rents are off.
The DIS input is compatible with TTL levels regardless of whether VCC = 5V or VCC = 3.3V. In most module appli-
cations a pull-up resistor to VCC between 4.7 kΩ and 10 kΩ is required. Because this pin has an internal 7 kΩ
resistor to VCC, no external pull-up resistor is required.
The DISDLY pin is used in conjunction with the DIS pin to control bias current enable time. (The modulation current
enable time is always less than 600 ns). Unless the DISDLY pin is programmed for burst mode, the APC loop
enable time will be slow (less than 1 ms with a CAPC = 2.2 nF).
When a capacitor C is added to the DISDLY pin, the slow-start circuitry is disabled for typically
T = 3 * 106 (sec/F)* C (F)
following the DIS high transition. If DIS transitions low during this time, the bias current will quickly return to within
90% of its final value (within less than 500 ns). If DIS transitions low after this time the slow-start circuitry will
engage and the bias current will not return to its final value for approximately 1ms (depending on the CAPC capaci-
tor).
02094-DSH-001-C
Mindspeed Technologies™
29
Mindspeed Proprietary and Confidential