English
Language : 

M02044CG-31 Datasheet, PDF (12/22 Pages) M/A-COM Technology Solutions, Inc. – 3.3/5V Limiting Amplifier for Applications from 100 Mbps to 622 Mbps
Functional Description
Figure 3-4. ST and LOS Output
VCC
80 kΩ
Either
LOS or
ST
RST establishes a threshold voltage at the STSET pin as shown in Figure 3-5. Internally, the input signal level is
monitored by the Level Detector which creates a DC voltage proportional to the input signal peak to peak value.
The voltage at STSET is internally compared to the signal level from the Level Detector. When the Level Detect
voltage is less than V(STSET), LOS is asserted and will stay asserted until the input signal level increases by a
predefined amount of hysteresis. When the input level increases by more than this hysteresis above V(STSET), LOS
is deasserted. See the applications information section for the selection of RST.
Note that STSET can be left open if the loss of signal detector function is not required. In this case LOS would be
low.
Figure 3-5. STset Input
VCC3
VCC
RST
STSET
VSTSET
3.3.5
JAM Function
When asserted, the active high power down (JAM) pin forces the outputs to a logic “one” state. This ensures that
no data is propagated through the system. The loss of signal detection circuit can be used to automatically force
the data outputs to a high state when the input signal falls below the threshold. The function is normally used to
02044-DSH-002-A
Mindspeed Technologies™
10
Mindspeed Proprietary and Confidential