LTC3588-2_10 Datasheet, PDF (9/18 Pages) Linear Technology – Piezoelectric Energy Harvesting Power Supply with 14V Minimum VIN

LTC3588-2
operation
When the sleep comparator signals that the output has
reached the sleep threshold the buck converter may be
in the middle of a cycle with current still flowing through
the inductor. Normally both synchronous switches would
turn off and the current in the inductor would freewheel
to zero through the NMOS body diode. The LTC3588-2
keeps the NMOS switch on during this time to prevent the
conduction loss that would occur in the diode if the NMOS
were off. If the PMOS is on when the sleep comparator
trips the NMOS will turn on immediately in order to ramp
down the current. If the NMOS is on it will be kept on until
the current reaches zero.
Though the quiescent current when the buck is switching
is much greater than the sleep quiescent current, it is still
a small percentage of the average inductor current which
results in high efficiency over most load conditions. The
buck operates only when sufficient energy has been ac-
cumulated in the input capacitor and the length of time the
converter needs to transfer energy to the output is much
less than the time it takes to accumulate energy. Thus, the
buck operating quiescent current is averaged over a long
period of time so that the total average quiescent current
is low. This feature accommodates sources that harvest
small amounts of ambient energy.
Four selectable voltages are available by tying the output
select bits, D0 and D1, to GND or V_IN2. Table 1 shows the
four D0/D1 codes and their corresponding output voltages.
Table 1. Output Voltage Selection
D1
D0
V_OUT
V_OUT QUIESCENT CURRENT (I_VOUT)
0
0
3.45V
86nA
0
1
4.1V
101nA
1
0
4.5V
111nA
1
1
5.0V
125nA
The internal feedback network draws a small amount of
current from V_OUT as listed in Table 1.
Power Good Comparator
A power good comparator produces a logic high referenced
to V_OUT on the PGOOD pin the first time the converter
reaches the sleep threshold of the programmed V_OUT,
signaling that the output is in regulation. The PGOOD pin
will remain high until V_OUT falls to 92% of the desired
regulation voltage. Several sleep cycles may occur during
this time. Additionally, if PGOOD is high and V_IN falls below
the UVLO falling threshold, PGOOD will remain high until
V_OUT falls to 92% of the desired regulation point. This
allows output energy to be used even if the input is lost.
Figure 2 shows the behavior for V_OUT = 5V and a 10µA
load. At t = 2s V_IN becomes high impedance and is dis-
charged by the quiescent current of the LTC3588-2 and
through servicing V_OUT which is discharged by its own
leakage current. V_IN crosses UVLO falling but PGOOD
remains high until V_OUT decreases to 92% of the desired
regulation point. The PGOOD pin is designed to drive a
microprocessor or other chip I/O and is not intended to
drive higher current loads such as an LED.
The D0/D1 inputs can be switched while in regulation as
shown in Figure 3. If V_OUT is programmed to a voltage with
a PGOOD falling threshold above the old V_OUT, PGOOD will
20
18
V_IN
16
14
V_IN = UVLO FALLING
12 _{CIN = 10µF,}
10 ^{COUT = 47µF,}
I_LOAD = 10µA
8
6
4
V_OUT
2
PGOOD
0
0
2
4
6
8 10 12
TIME (sec)
35882 F02
Figure 2. PGOOD Operation During Transition to UVLO
6 _{COUT = 100µF, ILOAD = 100mA}
5 ^D1=D0=0
D1=D0=1
D1=D0=0
4
V_OUT
3
2
PGOOD = LOGIC 1
1
0
0 2 4 6 8 10 12 14 16 18 20
TIME (ms)
35882 F03
Figure 3. PGOOD Operation During D0/D1 Transition
35882fa
9