English
Language : 

LTC3405A_15 Datasheet, PDF (11/16 Pages) Linear Technology – 1.5MHz, 300mA Synchronous Step-Down Regulator in ThinSOT
LTC3405A
APPLICATIO S I FOR ATIO
The junction temperature, TJ, is given by:
TJ = TA + TR
where TA is the ambient temperature.
As an example, consider the LTC3405A in dropout at an
input voltage of 2.7V, a load current of 300mA and an
ambient temperature of 70°C. From the typical perfor-
mance graph of switch resistance, the RDS(ON) of the
P-channel switch at 70°C is approximately 0.94Ω. There-
fore, power dissipated by the part is:
PD = ILOAD2 • RDS(ON) = 84.6mW
For the SOT-23 package, the θJA is 250°C/ W. Thus, the
junction temperature of the regulator is:
TJ = 70°C + (0.0846)(250) = 91.15°C
which is well below the maximum junction temperature of
125°C.
Note that at higher supply voltages, the junction tempera-
ture is lower due to reduced switch resistance (RDS(ON)).
Checking Transient Response
The regulator loop response can be checked by looking at
the load transient response. Switching regulators take
several cycles to respond to a step in load current. When
a load step occurs, VOUT immediately shifts by an amount
equal to (∆ILOAD • ESR), where ESR is the effective series
resistance of COUT. ∆ILOAD also begins to charge or
discharge COUT, which generates a feedback error signal.
The regulator loop then acts to return VOUT to its steady-
state value. During this recovery time VOUT can be moni-
tored for overshoot or ringing that would indicate a stability
problem. For a detailed explanation of switching control
loop theory, see Application Note 76.
A second, more severe transient is caused by switching in
loads with large (>1µF) supply bypass capacitors. The
discharged bypass capacitors are effectively put in parallel
with COUT, causing a rapid drop in VOUT. No regulator can
deliver enough current to prevent this problem if the load
switch resistance is low and it is driven quickly. The only
solution is to limit the rise time of the switch drive so that
the load rise time is limited to approximately (25 • CLOAD).
Thus, a 10µF capacitor charging to 3.3V would require a
250µs rise time, limiting the charging current to about
130mA.
PC Board Layout Checklist
When laying out the printed circuit board, the following
checklist should be used to ensure proper operation of the
LTC3405A. These items are also illustrated graphically in
Figures 5 and 6. Check the following in your layout:
–
VOUT
+
COUT
L1
1
6
RUN MODE
LTC3405A
2
5
GND VFB
3 SW
4
VIN
CIN
R2
R1
CFWD
VIN
BOLD LINES INDICATE HIGH CURRENT PATHS
3405A F05
Figure 5. LTC3405A Layout Diagram
3405afa
11