IS66WVE4M16EALL Datasheet, PDF (2/32 Pages) Integrated Silicon Solution, Inc – Asynchronous and page mode interface

IS66WVE4M16EALL/BLL/CLL
IS67WVE4M16EALL/BLL/CLL
General Description
PSRAM products are high-speed, CMOS pseudo-static random access memory developed
for low-power, portable applications. The 64Mb DRAM core device is organized
as 4 Meg x 16 bits. These devices include the industry-standard, asynchronous memory
interface found on other low-power SRAM or pseudo-SRAM (PSRAM) offerings.
For seamless operation on an asynchronous memory bus, PSRAM products incorporated a
transparent self-refresh mechanism. The hidden refresh requires no additional support
from the system memory controller and has no significant impact on device read/write
performance.
A user-accessible configuration registers (CR) defines how the PSRAM device performs on-
chip refresh and whether page mode read accesses are permitted. This register is
automatically loaded with a default setting during power-up and can be updated at any
time during normal operation.
Special attention has been focused on current consumption during self-refresh. This
product includes two system-accessible mechanisms to minimize refresh current.
Setting sleep enable (ZZ#) to LOW enables one of two low-power modes: partial-array
refresh (PAR) or deep power-down (DPD). PAR limits refresh to only that part of the
DRAM array that contains essential data. DPD halts refresh operation altogether and is
used when no vital information is stored in the device. The system-configurable refresh
mechanisms are accessed through the CR.
A0~A21
Address
Decode Logic
Configuration Register
(CR)
4096K X 16
DRAM
Memory Array
Input
/Output
Mux
And
Buffers
CE#
WE#
OE#
LB#
UB#
ZZ#
Control
Logic
Rev.0B | November 2014
[ Functional Block Diagram]
www.issi.com - [e-mail]
DQ0~DQ15
2