English
Language : 

IS62WV102416EALL Datasheet, PDF (2/15 Pages) Integrated Silicon Solution, Inc – TTL compatible interface levels
IS62/65WV102416EALL
IS62/65WV102416EBLL
PIN CONFIGURATIONS
48-PIN BGA
1
2
3
4
5
6
A
A0
A1
A2
CS2
B
I/O8
A3
A4
I/O0
C
I/O9
I/O10
A5
A6
I/O1
I/O2
D
GND
I/O11
A17
A7
I/O3
VDD
E
VDD
I/O12
NC
A16
I/O4
GND
F
I/O14
I/O13
A14
A15
I/O5
I/O6
G
I/O15
A19
A12
A13
I/O7
H
A18
A8
A9
A10
A11
NC
PIN DESCRIPTIONS – 2 CS OPTION
A0-A19
Address Inputs
I/O0-I/O15
Data Inputs/Outputs
, CS2
Chip Enable Inputs
Output Enable Input
Write Enable Input
Lower-byte Control (I/O0-I/O7)
Upper-byte Control (I/O8-I/O15)
NC
No Connection
VDD
Power
GND
Ground
Integrated Silicon Solution, Inc.- www.issi.com
2
Rev. A
12/12/2014