|
IRFP4310ZPBF Datasheet, PDF (2/8 Pages) International Rectifier – HEXFET Power MOSFET | |||
|
◁ |
IRFP4310ZPbF
Static @ TJ = 25°C (unless otherwise specified)
Symbol
Parameter
Min. Typ. Max. Units
Conditions
V(BR)DSS
Drain-to-Source Breakdown Voltage
ÎV(BR)DSS/ÎTJ Breakdown Voltage Temp. Coefficient
RDS(on)
Static Drain-to-Source On-Resistance
VGS(th)
Gate Threshold Voltage
IDSS
Drain-to-Source Leakage Current
IGSS
Gate-to-Source Forward Leakage
Gate-to-Source Reverse Leakage
RG
Internal Gate Resistance
100 âââ âââ V VGS = 0V, ID = 250μA
âââ 0.11 âââ V/°C Reference to 25°C, ID = 5mAd
âââ 4.8 6.0 mΩ VGS = 10V, ID = 75A g
2.0 âââ 4.0 V VDS = VGS, ID = 150μA
âââ âââ 20 μA VDS = 100V, VGS = 0V
âââ âââ 250
VDS = 80V, VGS = 0V, TJ = 125°C
âââ âââ 100 nA VGS = 20V
âââ âââ -100
VGS = -20V
âââ 0.7 âââ Ω
Dynamic @ TJ = 25°C (unless otherwise specified)
Symbol
Parameter
Min. Typ. Max. Units
Conditions
gfs
Forward Transconductance
150 âââ âââ
Qg
Total Gate Charge
âââ 120 170
Qgs
Gate-to-Source Charge
âââ 29 âââ
Qgd
Gate-to-Drain ("Miller") Charge
âââ 35
Qsync
Total Gate Charge Sync. (Qg - Qgd)
âââ 85 âââ
td(on)
Turn-On Delay Time
âââ 20 âââ
tr
Rise Time
âââ 60 âââ
td(off)
Turn-Off Delay Time
âââ 55 âââ
tf
Fall Time
âââ 57 âââ
Ciss
Input Capacitance
âââ 6860 âââ
Coss
Output Capacitance
âââ 490 âââ
Crss
Reverse Transfer Capacitance
âââ 220 âââ
Coss eff. (ER) Effective Output Capacitance (Energy Related) âââ 570 âââ
Coss eff. (TR) Effective Output Capacitance (Time Related)h âââ 920 âââ
S VDS = 50V, ID = 75A
nC ID = 75A
VDS =50V
VGS = 10V g
ID = 75A, VDS =0V, VGS = 10V
ns VDD = 65V
ID = 75A
RG = 2.7Ω
VGS = 10V g
pF VGS = 0V
VDS = 50V
Æ = 1.0MHz, See Fig. 5
VGS = 0V, VDS = 0V to 80V i, See Fig. 11
VGS = 0V, VDS = 0V to 80V h
Diode Characteristics
Symbol
Parameter
IS
Continuous Source Current
(Body Diode)
ISM
Pulsed Source Current
(Body Diode) d
VSD
Diode Forward Voltage
trr
Reverse Recovery Time
Qrr
Reverse Recovery Charge
IRRM
Reverse Recovery Current
ton
Forward Turn-On Time
Min. Typ. Max. Units
Conditions
âââ âââ 134c A MOSFET symbol
D
showing the
âââ âââ 560 A integral reverse
G
p-n junction diode.
S
âââ âââ 1.3 V TJ = 25°C, IS = 75A, VGS = 0V g
âââ 40
ns TJ = 25°C
VR = 85V,
âââ 49
TJ = 125°C
IF = 75A
âââ 58
nC TJ = 25°C
di/dt = 100A/μs g
âââ 89
âââ 2.5 âââ
TJ = 125°C
A TJ = 25°C
Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)
Notes:
 Calculated continuous current based on maximum allowable junction Â
Pulse width ⤠400μs; duty cycle ⤠2%.
temperature. Bond wire current limit is 120A. Note that current
 Coss eff. (TR) is a fixed capacitance that gives the same charging time
limitations arising from heating of the device leads may occur with
as Coss while VDS is rising from 0 to 80% VDSS.
some lead mounting arrangements.
 Repetitive rating; pulse width limited by max. junction
temperature.
 Limited by TJmax, starting TJ = 25°C, L = 0.047mH
 Coss eff. (ER) is a fixed capacitance that gives the same energy as
Coss while VDS is rising from 0 to 80% VDSS.
 Rθ is measured at TJ approximately 90°C
RG = 25Ω, IAS = 75A, VGS =10V. Part not recommended for use
above the Eas value and test conditions.
 ISD ⤠75A, di/dt ⤠600A/μs, VDD ⤠V(BR)DSS, TJ ⤠175°C.
2
www.irf.com
|
▷ |