ISL34341 Datasheet, PDF (9/11 Pages) Intersil Corporation – WSVGA 24-Bit Long-Reach Video SERDES with Bi-directional Side-Channel

ISL34341
Power Supply Sequencing
The 3.3V supply must be higher than the 1.8V supply at all
times, including during power-up and power-down. To meet
this requirement, the 3.3V supply must be powered up
before the 1.8V supply.
For the deserializer, REF_CLK must not be applied before
the device is fully powered up. Applying REF_CLK before
power-up may require the deserializer to be manually reset.
A 10ms delay after the 1.8V supply is powered up
guarantees normal operation.
Power Supply Bypassing
The serializer and deserializer functions rely on the stable
functioning of PLLs locked to local reference sources or
locked to an incoming signal. It is important that the various
supplies (VDD_P, VDD_AN, VDD_CDR, VDD_TX) be well
bypassed over a wide range of frequencies, from below the
typical loop bandwidth of the PLL to approaching the signal
bit rate of the serial data. A combination of different values of
capacitors from 1000pF to 5µF or more with low ESR
characteristics is generally required.
The parallel LVCMOS VDD_IO supply is inherently less
sensitive, but since the RGB and SYNC/DATAEN signals
can all swing on the same clock edge, the current in these
pins and the corresponding GND pins can undergo
substantial current flow changes, so once again, a
combination of different values of capacitors over a wide
range, with low ESR characteristics, is desirable.
A set of arrangements of this type is shown in Figure 4,
where each supply is bypassed with a ferrite-bead-based
choke, and a range of capacitors. A “choke” is preferable to
an “inductor” in this application, since a high-Q inductor will
be likely to cause one or more resonances with the shunt
capacitors. This potentially causes problems at or near those
frequencies, while a “lossy” choke will reflect a high
impedance over a wide frequency range.
The higher value capacitor, in particular, needs to be chosen
carefully with special care regarding its ESR. Very good
results can be obtained with multilayer ceramic capacitors,
available from many suppliers, and generally in small
outlines (such as the 1210 outline suggested in the
schematic shown in Figure 4), which provide good bypass
capabilities down to a few mΩ at 1MHz to 2MHz. Other
capacitor technologies may also be suitable (perhaps
niobium oxide), but “classic” electrolytic capacitors
frequently have ESR values of above 1Ω, that nullify any
decoupling effect above the 1kHz to 10kHz frequency range.
Capacitors of 0.1µF offer low impedance in the 10MHz to
20MHz region, and 1000pF capacitors in the 100MHz to
200MHz region. In general, one of the lower value capacitors
should be used at each supply pin on the IC. Figure 4 shows
the grounding of the various capacitors to the pin
corresponding to the supply pin. Although all the ground
supplies are tied together, the PCB layout should be
arranged to emulate this arrangement, at least for the
smaller value (high frequency) capacitors, as much as
possible.
FIGURE 4. POWER SUPPLY BYPASSING
I²C Interface
The I²C interface allows access to internal registers used to
configure the SERDES and to obtain status information. A
serializer must be assigned a different address than its
deserializer counterpart. The upper 3 bits are permanently
set to 011 and the lower 4 bits determined by pins as follows:
0
1
1 I2CA3 I2CA2 I2CA1 I2CA0 R/W
Thus, 16 SERDES can reside on the same bus. By
convention, when all address pins are tied low, the device
address is referred to as 0x60.
SCL and SDA are open drain to allow multiple devices to
share the bus. If not used, SCL and SDA should be tied to
VDD_IO.
Side Channel Interface
The Side Channel is a mechanism for transferring data
between the two chips on each end of the link. This data is
transferred during video blanking so none of the video
bandwidth is used. It has three basic uses:
• Data exchanges between two processors
• Master Mode I²C commands to remote slaves
• Remote SERDES configuration
This interface allows the user to initialize registers, control
and monitor both SERDES chips from a single
micro-controller which can reside on either side of the serial
link. This feature is used to automatically transport the
remote side chip’s status which is available in a local
register. The Side Channel needs to be enabled for this to
work which is the default mode. In the case where there is a
9
FN6827.1
October 8, 2010