AN1556.0 Datasheet, PDF (9/10 Pages) Intersil Corporation – Building an Accurate SPICE Model for Low Noise

Application Note 1556
Characterization vs Simulation Results (Continued)
2
R_L = 10k
1
R_L = 1k
0
-1
R_L = 499
-2
V_S = ±15V
-3 _{CL = 3.5pF}
-4 ^{AV = +1}
V_OUT = 100mV_P-P
R_L = 100
R_L = 49.9
-5
1k
10k
100k
1M
FREQUENCY (Hz)
10M
100M
FIGURE 15. CHARACTERIZED CLOSED LOOP GAIN vs R_L
2
1
0
-1
-2
R_L = 499
V_S = ±15V
-3 _{CL = 3.5pF}
R_L = 100
-4
A_V = +1
V_OUT = 100mV_P-P
R_L = 49.9
-5
1k
10k
100k
1M
FREQUENCY (Hz)
R_L = 10k
R_L = 1k
10M
100M
FIGURE 16. SIMULATED CLOSED LOOP GAIN vs R_L
7
6 ^{VS = ±15V}
R_L = 10k
5 _{AV = +1}
C_L = 1000pF
4 ^VOUT ^{= 100mV}P-P
C_L = 220pF
3
2
C_L = 100pF
1
C_L = 25.5pF
0
-1
-2
C_L = 3.5pF
-3
1k
10k
100k
1M
FREQUENCY (Hz)
10M
100M
FIGURE 17. CHARACTERIZED CLOSED LOOP GAIN vs C_L
7
6 ^{VS = ±15V}
R_L = 10k
5 _{AV = +1}
4 ^VOUT ^{= 100mV}P-P
C_L = 1000pF
3
2
1
C_L = 220pF
C_L = 100pF
0
-1
C_L = 25.5pF
-2
-3
1k
C_L = 3.5pF
10k
100k
1M
10M
FREQUENCY (Hz)
100M
FIGURE 18. SIMULATED CLOSED LOOP GAIN vs C_L
6
5
4
3
V_S = ±15V
2
C_L = 3.5pF
A_V = 1
1
R_f = 0, R_g = INF
0
V_OUT = 10V_P-P
1
-2
R_L = 2k
-3
-4
R_L = 10k
-5
-6
0
5
10
15
20
25
30
TIME (µs)
FIGURE 19. CHARACTERIZED LARGE SIGNAL 10V STEP
RESPONSE
6
5
4
3
V_S = ±15V
2
C_L = 3.5pF
1
A_V = 1
R_f = 0, R_g = INF
0
V_OUT = 10V_P-P
1
-2
R_L = 10k
-3
-4
-5
-6
0
5
10
15
20
25
30
TIME (µs)
FIGURE 20. SIMULATED LARGE SIGNAL 10V STEP
RESPONSE
Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the
reader is cautioned to verify that the Application Note or Technical Brief is current before proceeding.
For information regarding Intersil Corporation and its products, see www.intersil.com
9
AN1556.0
April 19, 2010