English
Language : 

ZL2103 Datasheet, PDF (8/28 Pages) Intersil Corporation – 3A Digital-DC Synchronous Step-Down DC/DC Converter
ZL2103
Electrical Specifications VDDP = VDDS = 12V, TA = -40°C to +85°C unless otherwise noted. (Note 10) Typical values are at TA = +25°C.
Boldface limits apply over the operating temperature range, -40°C to +85°C. (Continued)
PARAMETER
CONDITIONS
MIN
MAX
(Note 20)
TYP
(Note 20)
UNIT
VSEN Undervoltage Threshold
VSEN Overvoltage Threshold
VSEN Undervoltage Hysteresis
VSEN Undervoltage/Overvoltage Fault Response
Time
Factory default
Configurable via I2C/SMBus
Factory default
Configurable via I2C/SMBus
Factory default
Configurable via I2C/SMBus
-
85
-
% VOUT
0
-
110
% VOUT
-
115
-
% VOUT
0
-
115
% VOUT
-
5
-
% VOUT
-
16
-
µs
5
-
60
µs
Peak Current Limit Threshold
Factory default
-
-
4.5
A
Configurable via I2C/SMBus
0.2
-
4.5
A
Current Limit Set-point Accuracy
-
±10
-
% FS
(Note 12)
Current Limit Protection Delay
Factory default
-
5
-
tSW
(Note 19)
Configurable via I2C/SMBus
1
-
32
tSW
(Note 19)
Thermal Protection Threshold (Junction Temperature) Factory default
-
125
-
°C
Configurable via I2C/SMBus
-40
-
125
°C
Thermal Protection Hysteresis
-
15
-
°C
NOTES:
10. Refer to Safe Operating Area in Figure 8 and thermal design guidelines in AN2010.
11. Does not include margin limits.
12. Percentage of Full Scale (FS) with temperature compensation applied.
13. The device requires a delay period following an enable signal and prior to ramping its output. Precise timing mode limits this delay period to approx
2ms, where in normal mode it may vary up to 4ms.
14. Precise ramp timing mode is only valid when using EN pin to enable the device rather than PMBus enable. Precise ramp timing mode is automatically
disabled for a self-enabled device (EN pin tied high).
15. The devices may require up to a 4ms delay following the assertion of the enable signal (normal mode) or following the
de-assertion of the enable signal. Precise mode requires Re-Enable delay = TOFF+TFALL+10µs.
16. Switch node current should not exceed IRMS of 3A.
17. Factory default is the initial value in firmware. The value can be changed via PMBus commands.
18. Maximum duty cycle is limited by the equation MAX_DUTY(%) = [1 - (150×10-9 × fSW)] × 100 and not to exceed 95%.
19. tSW = 1/fSW, where fSW is the switching frequency.
20. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
8
FN6966.5
May 3, 2011