ISL6627_14 Datasheet, PDF (8/11 Pages) Intersil Corporation – VR11.1, VR12 Compatible Synchronous Rectified Buck MOSFET Driver

ISL6627
P_DR = P_{DR_UP} + P_{DR_LOW} + I_Q • VCC
P _{D R _UP}
=
⎛
⎜
⎝
------------^R----^H----^I--¹-------------
R_HI1 + R_EXT1
+
R^-----_L^---_O^---₁^{-R----+L---O--}R^--1--_E^---_X^----_T^---₁^-_{⎠⎟⎞}
• -^P---^Q----^g---^_---^Q---¹--
2
P _{D R _LOW}
=
⎛
⎜
⎝
------------^R----^H----^I--²-------------
R_HI2 + R_EXT2
+
R^-----_L^---_O^---₂^{-R----+L---O--}R^--2--_E^---_X^----_T^--₂^--_{⎠⎟⎞}
• -^P---^Q----^g---^_---^Q---²--
2
(EQ. 4)
R_EXT1
=
R_G1
+
R_{-----G---I--1--}
N_Q1
R_EXT2
=
R_G
2
+
R_{-----G---I--2--}
N_Q2
The total gate drive power losses are dissipated among the
resistive components along the transition path, as outlined in
Equation 4. The drive resistance dissipates a portion of the total
gate drive power losses, the rest will be dissipated by the external
gate resistors (R_G1 and R_G2) and the internal gate resistors (R_GI1
and R_GI2) of MOSFETs. Figures 5 and 6 show the typical upper and
lower gate drives turn-on current paths.
VCC
BOOT
D
R_HI1
R_LO1
PHASE
C_GD
G
R_G1
R_GI1
C_GS
S
C_DS
Q1
FIGURE 5. TYPICAL UPPER-GATE DRIVE TURN-ON PATH
VCC
R_HI2
R_LO2
C_GD
G
R_G2
R_GI2
C_GS
S
D
C_DS
Q2
FIGURE 6. TYPICAL LOWER-GATE DRIVE TURN-ON PATH
Application Information
MOSFET and Driver Selection
The parasitic inductances of the PCB and of the power devices’
packaging (both upper and lower MOSFETs) can cause serious
ringing, exceeding absolute maximum rating of the devices. The
negative ringing at the edges of the PHASE node could increase
the bootstrap capacitor voltage through the internal bootstrap
diode, and in some cases, it may overstress the upper MOSFET
driver. Careful layout, proper selection of MOSFETs and
packaging, as well as the driver can minimize such unwanted
stress.
Layout Considerations
A good layout helps reduce the ringing on the switching (PHASE)
node and significantly lower the stress applied to the MOSFETs as
well as the driver. The following advice is meant to lead to an
optimized layout:
• Keep decoupling circuit loops (VCC-GND and BOOT-PHASE) as
short as possible.
• Minimize trace inductance, especially on low-impedance lines.
All power traces (UGATE, PHASE, LGATE, GND, VCC) should be
short and wide, as much as possible.
• Minimize the inductance of the PHASE node. Ideally, the
source of the upper and the drain of the lower MOSFET should
be as close as thermally allowable.
• Minimize the current loop of the output and input power trains.
Short the source connection of the lower MOSFET to ground as
close to the transistor pin as feasible. Input capacitors
(especially ceramic decoupling) should be placed as close to
the drain of upper and source of lower MOSFETs as possible.
In addition, connecting the thermal pad of the DFN package to
the power ground through one or several vias is recommended
for high switching frequency, high current applications. This is to
improve heat dissipation and allow the part to achieve its full
thermal potential.
Upper MOSFET Self Turn-On Effects at Startup
Should the driver have insufficient bias voltage applied, its
outputs are floating. If the input bus is energized at a high dV/dt
rate while the driver outputs are floating, due to self-coupling via
the internal C_GD of the MOSFET, the gate of the upper MOSFET
could momentarily rise up to a level greater than the threshold
voltage of the device, potentially turning on the upper switch.
Therefore, if such a situation could conceivably be encountered,
it is a common practice to place a resistor (R_UGPH) across the
gate and source of the upper MOSFET to suppress the Miller
coupling effect. The value of the resistor depends mainly on the
input voltage’s rate of rise, the C_GD/C_GS ratio, as well as the
gate-source threshold of the upper MOSFET. A higher dV/dt, a
lower C_GD/C_GS ratio, and a lower gate-source threshold upper
FET will require a smaller resistor to diminish the effect of the
internal capacitive coupling. For most applications, the
integrated 20kΩ resistor is sufficient, not measurably affecting
normal performance and efficiency.
The coupling effect can be roughly estimated with Equation 5,
which assumes a fixed linear input ramp and neglects the
clamping effect of the body diode of the upper drive and the
bootstrap capacitor. Other parasitic components, such as lead
inductances and PCB capacitances are also not taken into
account. Figure 7 provides a visual reference for this
phenomenon and its potential solution.
⎛
---------–---^V----^D----^S-----------⎞
V _{G S _MILLER}
=
d_----V_--
dt
⋅
R
⋅
C_r
⎜
⎜
ss⎜
⎜
1
–
e
d_----V_--
dt
⋅
R
⋅
Ci
s
⎟
s⎟
⎟
⎟
⎝
⎠
(EQ. 5)
R = R_UGPH + R_GI
C_rss = C_GD
C_iss = C_GD + C_GS
8
FN6992.1
January 24, 2014