English
Language : 

ISL43840_14 Datasheet, PDF (8/14 Pages) Intersil Corporation – Low-Voltage, Single and Dual Supply,Dual 4 to 1 Multiplexer Analog Switch with Enable
ISL43840
Test Circuits and Waveforms
3V
LOGIC
INPUT
0V
50%
tON
VNO0
SWITCH
OUTPUT 0V
tOFF
90% VOUT
tr < 20ns
tf < 20ns
90%
C
V+
LOGIC
INPUT
V+
C
V-
C
NO0
NO1-NO3
COM
ENABLE
GND
ADD1, 2
VOUT
RL
300Ω
CL
35pF
Logic input waveform is inverted for switches that have the opposite
logic sense.
FIGURE 1A. ENABLE tON / tOFF MEASUREMENT POINTS
Repeat test for other switches. CL includes fixture and stray
capacitance.
VOUT = V(NO) R-----L----+---R--R---L--(--O-----N----)
FIGURE 1B. ENABLE tON / tOFF TEST CIRCUIT
3V
LOGIC
INPUT
0V
50%
tTRANS
tr < 20ns
tf < 20ns
VNO0
SWITCH
OUTPUT
0V
VNOX
VOUT
10%
90%
tTRANS
Logic input waveform is inverted for switches that have the opposite
logic sense.
V+
V-
C
C
C
V+
V-
C
LOGIC
INPUT
NO0
NO3
NO1-NO2
COM
ADD1, 2 GND ENABLE
VOUT
RL
300Ω
CL
35pF
Repeat test for other switches. CL includes fixture and stray
capacitance.
VOUT = V(NO) R-----L----+---R--R---L--(--O-----N----)
FIGURE 1C. ADDRESS tTRANS MEASUREMENT POINTS
FIGURE 1D. ADDRESS tTRANS TEST CIRCUIT
FIGURE 1. SWITCHING TIMES
V+
C
V-
C
LOGIC OFF
INPUT
ON
SWITCH
OUTPUT
VOUT
3V
OFF
0V
∆VOUT
RG
NOX
0Ω
COMX
ADDX
VG
GND ENABLE
LOGIC
INPUT
Q = ∆VOUT x CL
Repeat test for other switches.
FIGURE 2A. Q MEASUREMENT POINTS
FIGURE 2B. Q TEST CIRCUIT
FIGURE 2. CHARGE INJECTION
VOUT
CL
1nF
8
FN6056.2
March 13, 2006