HCS166MS Datasheet, PDF (8/9 Pages) Intersil Corporation – Radiation Hardened 8-Bit Parallel-Input/Serial Output Shift Register

HCS166MS
AC Timing Diagrams and AC Load Circuit
tr
t/f MAX
50
VS
tW
tPHL
tf
VS
tPLH
INPUT
LEVEL
GND
VS
VS
tTHL
tTLH
FIGURE 1. CLOCK PRE-REQUISITE TIMES AND PROPAGA-
TION AND OUTPUT TRANSITION TIMES
MR
VS
VS
tW
tREM
VS
CP
tPHL
Q7
VS
INPUT
LEVEL
GND
INPUT
LEVEL
GND
FIGURE 2. MASTER RESIT PRE-REQUISITE TIMES AND
PROPAGATION DELAYS.
DATA
CP
VALID
VS
tSU
tH
VS
FIGURE 3. DATA PRE-REQUISITE TIMES
INPUT
LEVEL
GND
INPUT
LEVEL
GND
PE OR CE
VALID
VS
INPUT
LEVEL
tSU
tH
GND
INPUT
LEVEL
VS
GND
FIGURE 4. PARALLEL ENABLE OR CLOCK ENABLE PRE-
REQUISITE TIMES
AC VOLTAGE LEVELS
PARAMETER
HCS
VCC
4.50
VIH
4.50
VS
2.25
VIL
0
GND
0
UNITS
V
V
V
V
V
DUT
CL
TEST
POINT
RL
CL = 50pF
RL = 500Ω
FIGURE 5. AC LOAD CIRCUIT
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate
and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which
may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
Spec Number 518758
257